Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

PEB2256HT Datasheet(PDF) 53 Page - Infineon Technologies AG

Part # PEB2256HT
Description  E1/T1/J1 Framer and Line Interface Component for Long and Short Haul Applications
PDF  490 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

PEB2256HT Datasheet(HTML) 53 Page - Infineon Technologies AG

Back Button PEB2256HT Datasheet HTML 49Page - Infineon Technologies AG PEB2256HT Datasheet HTML 50Page - Infineon Technologies AG PEB2256HT Datasheet HTML 51Page - Infineon Technologies AG PEB2256HT Datasheet HTML 52Page - Infineon Technologies AG PEB2256HT Datasheet HTML 53Page - Infineon Technologies AG PEB2256HT Datasheet HTML 54Page - Infineon Technologies AG PEB2256HT Datasheet HTML 55Page - Infineon Technologies AG PEB2256HT Datasheet HTML 56Page - Infineon Technologies AG PEB2256HT Datasheet HTML 57Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 53 / 490 page
background image
FALC56 V1.2
PEB 2256
Functional Description E1/T1/J1
Data Sheet
53
2002-08-27
The assignment of registers with even/odd addresses to the data lines in case of 16-bit
register access depends on the selected microprocessor interface mode:
Intel
(Address n + 1)
(Address n)
Motorola
(Address n)
(Address n + 1)
↑↑
↓↓
n: even address
3.3.1.2
FIFO Structure
In transmit and receive direction of the signaling controller 64-byte deep FIFOs are
provided for the intermediate storage of data between the system internal highway and
the CPU interface. The FIFOs are divided into two halves of 32 bytes. Only one half is
accessible to the CPU at any time.
In case 16-bit data bus width is selected by fixing pin DBW to logical 1 word access to
the FIFOs is enabled. Data output to bus lines D(15:0) as a function of the selected
interface mode is shown in Figure 8 and Figure 9. Of course, byte access is also
allowed. The effective length of the accessible part of RFIFO can be changed from
32 bytes (reset value) down to 2 bytes.
Table 8
Selectable Bus and Microprocessor Interface Configuration
ALE
IM
Microprocessor interface
Bus Structure
V
SS/VDD
1
Motorola
de-multiplexed
V
SS/VDD
0
Intel
de-multiplexed
switching
0
Intel
multiplexed
Data Lines
D15
D8
D7
D0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com