| Electronic Components Datasheet Search |
|
ADN2913 Datasheet(PDF) 3 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADN2913 Datasheet(HTML) 3 Page - Analog Devices |
|
3 / 37 page ![]() Data Sheet ADN2913 Rev. A | Page 3 of 37 SPECIFICATIONS TA = TMIN to TMAX, VCC = VCCMIN to VCCMAX, VCC1 = VCC1MIN to VCC1MAX, VDD = VDDMIN to VDDMAX, VEE = 0 V, input data pattern: PRBS 223 − 1, ac-coupled, I2C register default settings, unless otherwise noted. Table 1. Parameter Test Conditions/Comments Min Typ Max Unit DATA RATE SUPPORT RANGE 0.0065 8.5 Gbps INPUT—DC CHARACTERISTICS Peak-to-Peak Differential Input1 PIN − NIN 1.0 V Input Resistance Differential 95 100 105 Ω 0 dB EQ PATH—CML INPUT Input Voltage Range At PIN or NIN, dc-coupled, RX_TERM_FLOAT = 1 (float) 0.5 VCC V Input Common-Mode Level DC-coupled (see Figure 33), 600 mV p-p differential, RX_TERM_FLOAT = 1 (float) 0.65 VCC − 0.15 V Differential Input Sensitivity OC-48 22 mV p-p 8GFC2 Jitter tolerance scrambled pattern (JTSPAT), ac-coupled, RX_TERM_FLOAT = 0 (VCM = 1.2 V), BER = 1 × 10−12 200 mV p-p LIMITING AMPLIFIER INPUT PATH Differential Input Sensitivity OC-48 BER = 1 × 10−10 6.3 mV p-p 8GFC2 JTSPAT, BER = 1 × 10−12 8.3 mV p-p EQUALIZER INPUT PATH Differential Input Sensitivity 15 inch FR-4, 100 Ω differential transmission line, adaptive equalizer (EQ) on 8GFC2 JTSPAT, BER = 1 × 10−12 115 mV p-p INPUT—AC CHARACTERISTICS S11 At 7.5 GHz, differential return loss, see Figure 14 −12 dB LOSS OF SIGNAL (LOS) DETECT Loss of Signal Detect 10 mV p-p Loss of signal minimum program value 5 mV p-p Loss of signal maximum program value 128 mV p-p Hysteresis (Electrical) 5.7 dB LOS Assert Time AC-coupled3 135 μs LOS Deassert Time AC-coupled3 110 μs LOSS OF LOCK (LOL) DETECT DCO Frequency Error for LOL Assert With respect to nominal, data collected in lock to reference (LTR) mode 1000 ppm DCO Frequency Error for LOL Deassert With respect to nominal, data collected in LTR mode 250 ppm LOL Assert Response Time 10.0 Mbps 10 ms 2.5 Gbps 51 μs 8.5 Gbps, JTSPAT 25 μs ACQUISITION TIME Lock to Data (LTD) Mode 10.0 Mbps 24 ms 2.5 Gbps 0.5 ms 8.5 Gbps, JTSPAT 0.5 ms Optional LTR Mode4 6.0 ms DATA RATE READBACK ACCURACY Coarse Readback ±5 % Fine Readback In addition to reference clock accuracy ±100 ppm |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |