Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

TUSB3410 Datasheet(PDF) 25 Page - Texas Instruments

Click here to check the latest version.
Part # TUSB3410
Description  USB TO SERIAL PORT CONTROLLER
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TUSB3410 Datasheet(HTML) 25 Page - Texas Instruments

Back Button TUSB3410 Datasheet HTML 21Page - Texas Instruments TUSB3410 Datasheet HTML 22Page - Texas Instruments TUSB3410 Datasheet HTML 23Page - Texas Instruments TUSB3410 Datasheet HTML 24Page - Texas Instruments TUSB3410 Datasheet HTML 25Page - Texas Instruments TUSB3410 Datasheet HTML 26Page - Texas Instruments TUSB3410 Datasheet HTML 27Page - Texas Instruments TUSB3410 Datasheet HTML 28Page - Texas Instruments TUSB3410 Datasheet HTML 29Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 92 page
background image
4–5
Table 4–3. Memory Mapped Registers Summary (XDATA Range = FF80
→ FFFF) (Continued)
ADDRESS
REGISTER
DESCRIPTION
↑
FF93
RESERVED
WDCSR
Watchdog timer control and status register
FF92
VECINT
Vector interrupt register
↑
RESERVED
FF90
ROMS
ROM shadow configuration register
↑
RESERVED
FF83
OEPBCNT_0
Output endpoint_0: Byte count register
FF82
OEPCNFG_0
Output endpoint_0: Configuration register
FF81
IEPBCNT_0
Input endpoint_0: Byte count register
FF80
IEPCNFG_0
Input endpoint_0: Configuration register
Table 4–4. EDB Memory Locations
ADDRESS
REGISTER
DESCRIPTION
↑
RESERVED
FF58
IEPCNF_3
Input endpoint_3: Configuration
FF50
IEPCNF_2
Input endpoint_2: Configuration
FF48
IEPCNF_1
Input endpoint_1: Configuration
FF47
↑
RESERVED
FF20
FF18
OEPCNF_3
Output endpoint_3: Configuration
FF10
OEPCNF_2
Output endpoint_2: Configuration
FF08
OEPCNF_1
Output endpoint_1: Configuration
FF07
↑
(8 bytes)
Setup packet block
FF00
FEFF
↑
(8 bytes)
Input endpoint-0 buffer
FEF8
FEF7
↑
(8 bytes)
Output endpoint-0 buffer
FEF0
FEEF
TOPBUFF
Top of buffer space
↑
Buffer space
↑
F800
STABUFF
Start of buffer space
4.3
Endpoint Descriptor Block (EDB–1 to EDB–3)
Data transfers between the USB, the MCU, and external devices that are defined by an endpoint descriptor Block
(EDB). Three input- and three output-EDBs are provided. With the exception of EDB–0 (I/O endpoint–0), all EDBs
are located in SRAM as per Table 4–3. Each EDB contains information describing the X- and Y-buffers. In addition,
each EDB provides general status information.
Table 4–5 illustrates the EDB entries for EDB–1 to EDB–3. EDB–0 registers are described separately.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com