ADC12DL040

SNAS250D – FEBRUARY 2005 – REVISED APRIL 2013

www.ti.com

If the amplifier exhibits overshoot, ringing, or any evidence of instability, even at a very low level, it will degrade

performance. A small series resistor at each amplifier output and a capacitor at the analog inputs (as shown in

Figure 38 and Figure 39) will improve performance. The LMH6702 and the LMH6628 have been successfully

used to drive the analog inputs of the ADC12DL040.

Also, it is important that the signals at the two inputs have exactly the same amplitude and be exactly 180º out of

phase with each other. Board layout, especially equality of the length of the two traces to the input pins, will

affect the effective phase between these two signals. Remember that an operational amplifier operated in the

non-inverting configuration will exhibit more time delay than will the same device operating in the inverting

configuration.

Operating with the reference pins outside of the specified range. As mentioned in Reference Pins, when

0.8V

(9)

Operating outside of these limits could lead to performance degradation.

Reference Pins, these pins should be bypassed with 0.1 µF capacitors to ground, and 10.0 µF capacitor should

Using a clock source with excessive jitter, using excessively long clock signal trace, or having other

signals coupled to the clock signal trace. This will cause the sampling interval to vary, causing excessive

output noise and a reduction in SNR and SINAD performance.

30

Submit Documentation Feedback

Copyright © 2005–2013, Texas Instruments Incorporated

Product Folder Links: ADC12DL040