Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

TMS320C6472ECTZ Datasheet(PDF) 182 Page - Texas Instruments

Click here to check the latest version.
Part # TMS320C6472ECTZ
Description  TMS320C6472 Fixed-Point Digital Signal Processor
PDF  269 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TMS320C6472ECTZ Datasheet(HTML) 182 Page - Texas Instruments

Back Button TMS320C6472ECTZ Datasheet HTML 178Page - Texas Instruments TMS320C6472ECTZ Datasheet HTML 179Page - Texas Instruments TMS320C6472ECTZ Datasheet HTML 180Page - Texas Instruments TMS320C6472ECTZ Datasheet HTML 181Page - Texas Instruments TMS320C6472ECTZ Datasheet HTML 182Page - Texas Instruments TMS320C6472ECTZ Datasheet HTML 183Page - Texas Instruments TMS320C6472ECTZ Datasheet HTML 184Page - Texas Instruments TMS320C6472ECTZ Datasheet HTML 185Page - Texas Instruments TMS320C6472ECTZ Datasheet HTML 186Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 182 / 269 page
background image
25
23
19
18
22
27
20
21
17
18
28
Stop
Start
Repeated
Start
Stop
SDA
SCL
16
26
24
TMS320C6472
SPRS612G
– JUNE 2009 – REVISED JULY 2011
www.ti.com
Table 7-52. Switching Characteristics Over Recommended Operating Conditions for I2C Output
(see Figure 7-40)
500/625/700
NO.
PARAMETER
STANDARD MODE
FAST MODE
UNIT
MIN
MAX
MIN
MAX
16
tc(SCL)
Cycle time, SCL
10
2.5
μs
Delay time, SCL high to SDA low (for a
17
td(SCLH-SDAL)
4.7
0.6
μs
repeated START condition)
Delay time, SDA low to SCL low (for a START
18
td(SDAL-SCLL)
4
0.6
μs
and a repeated START condition)
19
tw(SCLL)
Pulse duration, SCL low
4.7
1.3
μs
20
tw(SCLH)
Pulse duration, SCL high
4
0.6
μs
21
td(SDAV-SDLH)
Delay time, SDA valid to SCL high
250
100
ns
Valid time, SDA valid after SCL low (For I2C
22
tv(SDLL-SDAV)
0
0
0.9
μs
bus
™ devices)
Pulse duration, SDA high between STOP and
23
tw(SDAH)
4.7
1.3
μs
START conditions
24
tr(SDA)
Rise time, SDA
1000 20 + 0.1Cb
(1)
300
ns
25
tr(SCL)
Rise time, SCL
1000 20 + 0.1Cb
(1)
300
ns
26
tf(SDA)
Fall time, SDA
300 20 + 0.1Cb
(1)
300
ns
27
tf(SCL)
Fall time, SCL
300 20 + 0.1Cb
(1)
300
ns
Delay time, SCL high to SDA high (for STOP
28
td(SCLH-SDAH)
4
0.6
μs
condition)
29
Cb
(1)
Capacitance for each I2C pin
10
10
pF
(1)
Cb = total capacitance of one bus line in pF. If mixed with HS-mode devices, faster fall-times are allowed.
Figure 7-40. I2C Output Timing
182
C64x+ Peripheral Information and Electrical Specifications
Copyright
© 2009–2011, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s) :TMS320C6472



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com