Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

TVP7002IPZP Datasheet(PDF) 21 Page - Texas Instruments

Part # TVP7002IPZP
Description  TRIPLE 8-/10-BIT 165-/110-MSPS VIDEO AND GRAPHICS DIGITIZER WITH HORIZONTAL PLL
PDF  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TVP7002IPZP Datasheet(HTML) 21 Page - Texas Instruments

Back Button TVP7002IPZP Datasheet HTML 17Page - Texas Instruments TVP7002IPZP Datasheet HTML 18Page - Texas Instruments TVP7002IPZP Datasheet HTML 19Page - Texas Instruments TVP7002IPZP Datasheet HTML 20Page - Texas Instruments TVP7002IPZP Datasheet HTML 21Page - Texas Instruments TVP7002IPZP Datasheet HTML 22Page - Texas Instruments TVP7002IPZP Datasheet HTML 23Page - Texas Instruments TVP7002IPZP Datasheet HTML 24Page - Texas Instruments TVP7002IPZP Datasheet HTML 25Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 58 page
background image
TVP7002
www.ti.com
SLES206C – MAY 2007 – REVISED APRIL 2013
Output Range Limits
The TVP7002 provides selectable output range limits in I2C subaddress 15h:
00 = RGB coding range (Y, Cb, and Cr range from 0 to 1023) (default)
01 = Extended coding range (Y, Cb, and Cr range from 4 to 1019)
10 = ITU-R BT.601 coding range (Y ranges from 64 to 940, Cb and Cr range from 64 to 960)
11 = Reserved
NOTE
RGB coding range not allowed with embedded syncs.
Power Management
The TVP7002 supports both automatic and manual power-down modes. The automatic power-down mode can
be selected by setting bit 2 of subaddress 0Fh to logic 0.
In the automatic power-down mode, the TVP7002 powers down the ADCs, the ADC reference, and horizontal
PLL when activity is not detected on both the selected HSYNC input and the selected SOG input (VSYNC is no
longer used). The TVP7002 restores power whenever activity is detected on either the selected HSYNC input or
the selected SOG input.
The TVP7002 can also be placed in power-down mode via the active-high PWDN input (pin 70). When the
PWDN input is driven high, the TVP7002 powers down everything including the I2C interface, and the digital
outputs are not placed in a high-impedance mode.
The TVP7002 can also be placed in a power-down mode using bit 1 of register 0Fh.
Individual blocks of the TVP7002 can be independently powered down using register 2Bh.
Copyright © 2007–2013, Texas Instruments Incorporated
Submit Documentation Feedback
21
Product Folder Links: TVP7002



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com