Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

TVP7002IPZP Datasheet(PDF) 8 Page - Texas Instruments

Part # TVP7002IPZP
Description  TRIPLE 8-/10-BIT 165-/110-MSPS VIDEO AND GRAPHICS DIGITIZER WITH HORIZONTAL PLL
PDF  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TVP7002IPZP Datasheet(HTML) 8 Page - Texas Instruments

Back Button TVP7002IPZP Datasheet HTML 4Page - Texas Instruments TVP7002IPZP Datasheet HTML 5Page - Texas Instruments TVP7002IPZP Datasheet HTML 6Page - Texas Instruments TVP7002IPZP Datasheet HTML 7Page - Texas Instruments TVP7002IPZP Datasheet HTML 8Page - Texas Instruments TVP7002IPZP Datasheet HTML 9Page - Texas Instruments TVP7002IPZP Datasheet HTML 10Page - Texas Instruments TVP7002IPZP Datasheet HTML 11Page - Texas Instruments TVP7002IPZP Datasheet HTML 12Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 58 page
background image
TVP7002
SLES206C – MAY 2007 – REVISED APRIL 2013
www.ti.com
Electrical Characteristics
IOVDD = 3.3 V, DVDD = 1.9 V, PLL_AVDD = 1.9 V, AVDD = 1.9 V, A33VDD = 3.3 V, TA = 0°C to 70°C (unless otherwise
noted)
PARAMETER
TEST CONDITIONS(1)
MIN
TYP
MAX
UNIT
Analog Interface
Input voltage range
By design
0.5
1
2
Vpp
ZI
Input impedance, analog video inputs
By design
500
k
Digital Logic Interface
CI
Input capacitance
By design
10
pF
ZI
Input impedance
By design
500
k
VOH
Output voltage high
IOH = 2 mA
0.8 IOVDD
V
VOL
Output voltage low
IOL = –2 mA
0.2 IOVDD
V
VOH_SCLK
DATACLK output voltage high
IOH = 4 mA
0.8 IOVDD
V
VOL_SCLK
DATACLK output voltage low
IOH = –4 mA
0.2 IOVDD
V
VIH
High-level input voltage
By design
0.7 IOVDD
V
VIL
Low-level input voltage
By design
0.3 IOVDD
V
ADCs
ADC full-scale input range
Clamp disabled
0.95
1
1.05
Vpp
ADC resolution
10-bit range
10
bits
10 bit, 110 MHz, BC = 5
–1
±0.5
+1
DNL
DC differential nonlinearity
LSB
8 bit, 162 MHz, BC = 8
–1
±0.5
+1
10 bit, 110 MHz, BC = 5
–4
±1
+4
INL
DC integral nonlinearity
LSB
8 bit, 162 MHz, BC = 8
–4
±1
+4
10 bit, 110 MHz, BC = 5
none
Missing code
8 bit, 162 MHz, BC = 8
none
SNR
Signal-to-noise ratio
10 MHz, 1 VP-P at 110 MSPS
55
dB
Analog 3-dB bandwidth
By design
350
500
MHz
Horizontal PLL
Clock jitter
500
ps
Phase adjustment
11.6
degree
VCO frequency range
By design
12
162
MHz
Analog ADC Channel
Coarse gain full-scale control range
Gain control value NG = 15
±6
dB
Coarse offset full-scale control range
Referred to 10-bit ADC output
±124
counts
Coarse offset step size
Referred to 10-bit ADC output
4
counts
Sync Processing
Internal clock reference frequency
By design
6.5
MHz
(1)
BC = ADC bias control setting in I2C register, 2Ch
8
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: TVP7002



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com