Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

UT80C196 Datasheet(PDF) 18 Page - Aeroflex Circuit Technology

Part # UT80C196
Description  UT80C196KD Microcontroller
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AEROFLEX [Aeroflex Circuit Technology]
Direct Link  http://www.aeroflex.com
Logo AEROFLEX - Aeroflex Circuit Technology

UT80C196 Datasheet(HTML) 18 Page - Aeroflex Circuit Technology

Back Button UT80C196 Datasheet HTML 14Page - Aeroflex Circuit Technology UT80C196 Datasheet HTML 15Page - Aeroflex Circuit Technology UT80C196 Datasheet HTML 16Page - Aeroflex Circuit Technology UT80C196 Datasheet HTML 17Page - Aeroflex Circuit Technology UT80C196 Datasheet HTML 18Page - Aeroflex Circuit Technology UT80C196 Datasheet HTML 19Page - Aeroflex Circuit Technology UT80C196 Datasheet HTML 20Page - Aeroflex Circuit Technology UT80C196 Datasheet HTML 21Page - Aeroflex Circuit Technology UT80C196 Datasheet HTML 22Page - Aeroflex Circuit Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 42 page
background image
18
30
TUQ
P1.5
---
Port 1 Pin 5. A quasi-bidirectional port pin that is read and writ-
ten at location 0Fh of HWindow 0.
Setting WSR.7 = 0 enables the P1.5 function of pin 30.
TUO
BREQ
Low
Bus Request. The BREQ output signal asserts during a HOLD
cycle when the internal bus controller has a pending external
memory cycle.
During a HOLD cycle, BREQ will not be asserted until the
HLDA signal is asserted. Once asserted, BREQ does not deas-
sert until the HOLD signal is released.
Setting WSR.7 = 1 enables the BREQ function of pin 30.
31
2
TUQ
P1.6
---
Port 1 Pin 6. A quasi-bidirectional port pin that is read and writ-
ten at location 0Fh of HWindow 0.
Setting WSR.7 = 0 enables the P1.6 function of pin 31.
TUO
HLDA
Low
Bus Hold Acknowledge. The UT80C196KD asserts the HLDA
signal as a result of another device activating the HOLD signal.
By asserting this signal, the UT80C196KD is indicating that it
has released the bus.
Setting WSR.7 = 1 enables the HLDA function of pin 31.
32
TUQ
P1.7
---
Port 1 Pin 7. A quasi-bidirectional port pin that is read and writ-
ten at location 0Fh of HWindow 0.
Setting WSR.7 = 0 enables the P1.7 function of pin 32.
TUI
HOLD
Low
Bus Hold. The HOLD signal is used to request control of the
bus by another DMA device.
Setting WSR.7 = 1 enables the HOLD function of pin 32.
33
TUQ
P2.6
---
Port 2 Pin 6. A quasi-bidirectional port pin that is read and writ-
ten at location 10h of HWindow 0.
Setting IOC2.1 = 0 enables the P2.6 function of pin 33.
TUI
T2UP-DN
---
Timer 2 Up or Down. The T2UP-DN pin will dynamically
change the direction that Timer 2 counts.
T2UP-DN = 1 then Timer 2 counts down.
T2UP-DN = 0 then Timer 2 counts up.
Setting IOC2.1 = 1 enables the T2UP-DN function of pin 33.
When IOC2.1 = 0, Timer 2 will only count up.
Table 10: 68-lead Flat Pack Pin Descriptions
QFP Pin#
I/O
Name
Active
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com