Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

ST10F296 Datasheet(PDF) 323 Page - STMicroelectronics

Part # ST10F296
Description  High performance 16-bit CPU with DSP functions
PDF  346 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST10F296 Datasheet(HTML) 323 Page - STMicroelectronics

Back Button ST10F296 Datasheet HTML 319Page - STMicroelectronics ST10F296 Datasheet HTML 320Page - STMicroelectronics ST10F296 Datasheet HTML 321Page - STMicroelectronics ST10F296 Datasheet HTML 322Page - STMicroelectronics ST10F296 Datasheet HTML 323Page - STMicroelectronics ST10F296 Datasheet HTML 324Page - STMicroelectronics ST10F296 Datasheet HTML 325Page - STMicroelectronics ST10F296 Datasheet HTML 326Page - STMicroelectronics ST10F296 Datasheet HTML 327Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 323 / 346 page
background image
Obsolete
Product(s)
- Obsolete
Product(s)
ST10F296E
Electrical characteristics
323/346
t19 (SR)
Data float after RD(1)
-
16.5 + tF
-
2TCL - 8.5 + tF
ns
t22 (CC) Data valid to WR
10 + tC
-
2TCL - 15 + tC
-
t23 (CC) Data hold after WR
4 + tF
2TCL - 8.5 + tF
t25 (CC)
ALE rising edge after RD and
WR
15 + tF
2TCL - 10 + tF
t27 (CC)
Address/unlatched CS hold
after RD and WR
10 + tF
2TCL - 15 + tF
t38 (CC)
ALE falling edge to latched
CS
-4 - tA
10 - tA
-4 - tA
10 - tA
t39 (SR)
Latched CS low to valid data
in
-
16.5 + tC+ 2tA
-
3TCL - 21+ tC+ 2tA
t40 (CC)
Latched CS hold after RD and
WR
27 + tF
-
3TCL - 10.5 + tF
-
t42 (CC)
ALE falling edge to RdCS and
WrCS (with R/W delay)
7 + tA
TCL - 5.5 + tA
t43 (CC)
ALE falling edge to RdCS and
WrCS (no R/W delay)
-5.5 + tA
-5.5 + tA
t44 (CC)
Address float after RdCS and
WrCS (with R/W delay)(1)
-
1.5
-
1.5
t45 (CC)
Address float after RdCS and
WrCS (no R/W delay)
14
TCL + 1.5
t46 (SR)
RdCS to valid data in
(with R/W delay)
4 + tC
2TCL - 21 + tC
t47 (SR)
RdCS to valid data in
(no R/W delay)
16.5 + tC
3TCL - 21 + tC
t48 (CC)
RdCS and WrCS low time
(with R/W delay)
15.5 + tC
-
2TCL - 9.5 + tC
-
t49 (CC)
RdCS and WrCS low time
(no R/W delay)
28 + tC
3TCL - 9.5 + tC
t50 (CC) Data valid to WrCS
10 + tC
2TCL - 15 + tC
t51 (SR)
Data hold after RdCS
00
t52 (SR)
Data float after RdCS(1)
-
16.5 + tF
-
2TCL - 8.5 + tF
t54 (CC)
Address hold after
RdCS and WrCS
6 + tF
-
2TCL - 19 + tF
-
t56 (CC) Data hold after WrCS
1.
Partially tested, guaranteed by design characterization.
Table 175.
Multiplexed bus timings (continued)
Symbol
Parameter
FCPU = 40 MHz
TCL = 12.5 ns
Variable CPU clock
1/2 TCL = 1 to 64 MHz
Unit
Min
Max
Min
Max
Obsolete
Product(s)
- Obsolete
Product(s)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com