ST72344S2 datasheet(110/247 Pages) STMICROELECTRONICS

110 / 247 page

On-chip peripherals

ST72344xx, ST2345xx

110/247

Doc ID 12321 Rev 6

length of the pulse depends on the value of OC1R register; the period depends on the

value of OC2R register.

Bits 3:2 = CC[1:0] Clock Control.

The timer clock mode depends on these bits:

Note:

If the external clock pin is not available, programming the external clock configuration stops

the counter.

Bit 1 = IEDG2 Input Edge 2.

This bit determines which type of level transition on the ICAP2 pin will trigger the

capture.

0: A falling edge triggers the capture.

1: A rising edge triggers the capture.

Bit 0 = EXEDG External Clock Edge.

This bit determines which type of level transition on the external clock pin EXTCLK will

trigger the counter register.

0: A falling edge triggers the counter register.

1: A rising edge triggers the counter register.

Control/status register (CSR)

Reset value: 0000 0000 (00h)

The three least significant bits are not used.

Bit 7 = ICF1 Input Capture Flag 1.

0: No input capture (reset value).

1: An input capture has occurred on the ICAP1 pin or the counter has reached the

OC2R value in PWM mode. To clear this bit, first read the SR register, then read or

write the low byte of the IC1R (IC1LR) register.

Bit 6 = OCF1 Output Compare Flag 1.

0: No match (reset value).

1: The content of the free running counter has matched the content of the OC1R

OC1R (OC1LR) register.

Table 50.

Clock control bits

Timer clock

CC1

CC0

fCPU / 4

fCPU / 2

fCPU / 8

External clock (where available)

ICF1

OCF1

TOF

ICF2

OCF2

TIMD

Read-only

ST72344S2 Datasheet(PDF) 110 Page - STMicroelectronics

ST72344S2 Datasheet(HTML) 110 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL