Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

ST72344S2 Datasheet(PDF) 242 Page - STMicroelectronics

Part # ST72344S2
Description  SCI asynchronous serial interface
PDF  247 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72344S2 Datasheet(HTML) 242 Page - STMicroelectronics

Back Button ST72344S2 Datasheet HTML 238Page - STMicroelectronics ST72344S2 Datasheet HTML 239Page - STMicroelectronics ST72344S2 Datasheet HTML 240Page - STMicroelectronics ST72344S2 Datasheet HTML 241Page - STMicroelectronics ST72344S2 Datasheet HTML 242Page - STMicroelectronics ST72344S2 Datasheet HTML 243Page - STMicroelectronics ST72344S2 Datasheet HTML 244Page - STMicroelectronics ST72344S2 Datasheet HTML 245Page - STMicroelectronics ST72344S2 Datasheet HTML 246Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 242 / 247 page
background image
Known limitations
ST72344xx, ST2345xx
242/247
Doc ID 12321 Rev 6
If these conditions are not met, the symptom can be avoided by implementing the following
sequence:
PUSH CC
SIM
reset interrupt flag
POP CC
16.3
16-bit timer PWM mode
In PWM mode, the first PWM pulse is missed after writing the value FFFCh in the OC1R
register (OC1HR, OC1LR). It leads to either full or no PWM during a period, depending on
the OLVL1 and OLVL2 settings.
16.4
TIMD set simultaneously with OC interrupt
If the 16-bit timer is disabled at the same time the output compare event occurs then output
compare flag gets locked and cannot be cleared before the timer is enabled again.
16.4.1
Impact on the application
If output compare interrupt is enabled, then the output compare flag cannot be cleared in the
timer interrupt routine. Consequently, the interrupt service routine is called repeatedly.
16.4.2
Workaround
Disable the timer interrupt before disabling the timer. Again while enabling, first enable the
timer then the timer interrupts.
Perform the following to disable the timer:
TACR1 = 0x00h; // Disable the compare interrupt
TACSR |= 0x40; // Disable the timer
Perform the following to enable the timer again:
TACSR &= ~0x40; // Enable the timer
TACR1 = 0x40; // Enable the compare interrupt
16.5
SCI wrong break duration
16.5.1
Description
A single break character is sent by setting and resetting the SBK bit in the SCICR2 register.
In some cases, the break character may have a longer duration than expected:
●
20 bits instead of 10 bits if M=0
●
22 bits instead of 11 bits if M=1
In the same way, as long as the SBK bit is set, break characters are sent to the TDO pin.
This may lead to generate one break more than expected.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com