ST72325AR7-Auto datasheet(69/243 Pages) STMICROELECTRONICS

69 / 243 page

Obsolete

Product(s)

- Obsolete

Product(s)

ST72325xxx-Auto

Power saving modes

Doc ID 13770 Rev 3

69/243

8.4.1

Active Halt mode

Active Halt mode is the lowest power consumption mode of the MCU with a real-time clock

available. It is entered by executing the ‘HALT’ instruction when the OIE bit of the Main Clock

Controller Status register (MCCSR) is set (see Section 12.3: ART registers for more details

on the MCCSR register).

The MCU can exit Active Halt mode on reception of an external interrupt, MCC/RTC

interrupt or a RESET. When exiting Active Halt mode by means of an interrupt, no 256 or

4096 CPU cycle delay occurs. The CPU resumes operation by servicing the interrupt or by

fetching the reset vector which woke it up (see Figure 28).

When entering Active Halt mode, the I[1:0] bits in the CC register are forced to ‘10b’ to

enable interrupts. Therefore, if an interrupt is pending, the MCU wakes up immediately.

In Active Halt mode, only the main oscillator and its associated counter (MCC/RTC) are

running to keep a wake-up time base. All other peripherals are not clocked except those

which get their clock supply from another clock generator (such as external or auxiliary

oscillator).

The safeguard against staying locked in Active Halt mode is provided by the oscillator

interrupt.

Note:

As soon as the interrupt capability of one of the oscillators is selected (MCCSR.OIE bit set),

entering Active Halt mode while the Watchdog is active does not generate a RESET.

This means that the device cannot spend more than a defined delay in this power saving

mode.

Caution:

When exiting Active Halt mode following an MCC/RTC interrupt, OIE bit of MCCSR register

must not be cleared before tDELAY after the interrupt occurs (tDELAY = 256 or 4096 tCPU

delay depending on option byte). Otherwise, the ST7 enters Halt mode for the remaining

tDELAY period.

Figure 27.

Active Halt timing overview

This delay occurs only if the MCU exits Active Halt mode by means of a RESET.

Table 28.

MCC/RTC low power mode selection

MCCSR OIE bit

Power saving mode entered when HALT instruction is executed

0Halt

Active Halt

HALT

RUN

256 OR 4096 CPU

CYCLE DELAY(1)

RESET

INTERRUPT

HALT

INSTRUCTION

FETCH

VECTOR

ACTIVE

[MCCSR.OIE = 1]

ST72325AR7-Auto Datasheet(PDF) 69 Page - STMicroelectronics

ST72325AR7-Auto Datasheet(HTML) 69 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL