Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

ST72361AR4-Auto Datasheet(PDF) 252 Page - STMicroelectronics

Part # ST72361AR4-Auto
Description  Clock, reset and supply management
PDF  279 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72361AR4-Auto Datasheet(HTML) 252 Page - STMicroelectronics

Back Button ST72361AR4-Auto Datasheet HTML 248Page - STMicroelectronics ST72361AR4-Auto Datasheet HTML 249Page - STMicroelectronics ST72361AR4-Auto Datasheet HTML 250Page - STMicroelectronics ST72361AR4-Auto Datasheet HTML 251Page - STMicroelectronics ST72361AR4-Auto Datasheet HTML 252Page - STMicroelectronics ST72361AR4-Auto Datasheet HTML 253Page - STMicroelectronics ST72361AR4-Auto Datasheet HTML 254Page - STMicroelectronics ST72361AR4-Auto Datasheet HTML 255Page - STMicroelectronics ST72361AR4-Auto Datasheet HTML 256Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 252 / 279 page
background image
Electrical characteristics
ST72361xx-Auto
252/279
Doc ID 12468 Rev 3
Figure 118. SPI master timing diagram
1.
Measurement points are done at CMOS levels: 0.3 x VDD and 0.7 x VDD.
2.
When no communication is on-going the data output line of the SPI (MOSI in master mode, MISO in slave
mode) has its alternate function capability released. In this case, the pin status depends on the I/O port
configuration.
19.13
10-bit ADC characteristics
Subject to general operating conditions for VDD, fCPU, and TA unless otherwise specified.
SS INPUT
CPHA = 0
MOSI OUTPUT
MISO INPUT
CPHA = 0
CPHA = 1
CPHA = 1
tc(SCK)
tw(SCKH)
tw(SCKL)
th(MI)
tsu(MI)
MSB IN
MSB OUT
BIT6 IN
BIT6 OUT
LSB OUT
LSB IN
See note 2
See note 2
CPOL = 0
CPOL = 1
CPOL = 0
CPOL = 1
tr(SCK)
tf(SCK)
th(MO)
tv(MO)
Table 113.
ADC characteristics
Symbol
Parameter
Conditions
Min(1)
Typ
Max(1)
Unit
fADC
ADC clock frequency
0.4
4
MHz
VAIN
Conversion voltage range(2)
VSSA
VDDA
V
RAIN
External input impedance
see
Figure 142
and
Figure 143
k
CAIN
External capacitor on analog
input
pF
fAIN
Variation frequency of analog
input signal
Hz
Ilkg
Negative input leakage current
on robust analog pins (refer to
Table 3)
VIN VSS, | IIN | < 400µA
on adjacent robust
analog pin
56
µA
CADC
Internal sample and hold
capacitor
6pF
tCONV
Conversion time
fADC =4 MHz
3.5
µs
14
1/fADC
IADC
Analog part
Sunk on VDDA
2)
3.6
mA
Digital part
Sunk on VDD
0.2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com