Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

ST72561AR7-Auto Datasheet(PDF) 238 Page - STMicroelectronics

Part # ST72561AR7-Auto
Description  Clock, reset and supply management
PDF  324 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72561AR7-Auto Datasheet(HTML) 238 Page - STMicroelectronics

Back Button ST72561AR7-Auto Datasheet HTML 234Page - STMicroelectronics ST72561AR7-Auto Datasheet HTML 235Page - STMicroelectronics ST72561AR7-Auto Datasheet HTML 236Page - STMicroelectronics ST72561AR7-Auto Datasheet HTML 237Page - STMicroelectronics ST72561AR7-Auto Datasheet HTML 238Page - STMicroelectronics ST72561AR7-Auto Datasheet HTML 239Page - STMicroelectronics ST72561AR7-Auto Datasheet HTML 240Page - STMicroelectronics ST72561AR7-Auto Datasheet HTML 241Page - STMicroelectronics ST72561AR7-Auto Datasheet HTML 242Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 238 / 324 page
background image
beCAN controller (beCAN)
ST72561-Auto
238/324
Doc ID 12370 Rev 8
17.8
Register description
17.8.1
Control and status registers
CAN master control register (CMCR)
Reset value: 0000 0010 (02h)
Bit 7 = Reserved, must be kept cleared.
Bit 6 = ABOM Automatic Bus-Off Management
Read/set/clear
This bit controls the behaviour of the CAN hardware on leaving the bus-off state.
0: the bus-off state is left on software request.
Refer to Error management, bus-off recovery.
1: the bus-off state is left automatically by hardware once 128 x 11 recessive bits have
been monitored.
For detailed information on the bus-off state please refer to Error management.
Bit 5 = AWUM Automatic Wake-Up Mode
Read/set/clear
This bit controls the behaviour of the CAN hardware on message reception during sleep
mode.
0: the sleep mode is left on software request by clearing the SLEEP bit of the CMCR
register.
1: the sleep mode is left automatically by hardware on CAN message detection. The
SLEEP bit of the CMCR register and the SLAK bit of the CMSR register are cleared by
hardware.
Bit 4 = NART No Automatic Retransmission
Read/set/clear
0: the CAN hardware will automatically retransmit the message until it has been
successfully transmitted according to the CAN standard.
1: a message will be transmitted only once, independently of the transmission result
(successful, error or arbitration lost).
Bit 3 = RFLM Receive FIFO Locked Mode
Read/set/clear
0: receive FIFO not locked on overrun. Once a receive FIFO is full the next incoming
message will overwrite the previous one.
1: receive FIFO locked against overrun. Once a receive FIFO is full the next incoming
message will be discarded.
Bit 2 = TXFP Transmit FIFO Priority
Read/set/clear
7
0
0
ABOM
AWUM
NART
RFLM
TXFP
SLEEP
INRQ



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com