| Electronic Components Datasheet Search |
|
STM32F101XF Datasheet(PDF) 62 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32F101XF Datasheet(HTML) 62 Page - STMicroelectronics |
|
62 / 117 page ![]() Electrical characteristics STM32F101xF, STM32F101xG 62/117 DocID16553 Rev 5 Figure 22. Asynchronous multiplexed NOR/PSRAM write waveforms Table 34. Asynchronous multiplexed NOR/PSRAM write timings(1)(2) 1. CL = 15 pF. 2. Guaranteed by characterization results. Symbol Parameter Min Max Unit tw(NE) FSMC_NE low time 5tHCLK + 0.5 5tHCLK + 2 ns tv(NWE_NE) FSMC_NEx low to FSMC_NWE low tHCLK + 1 tHCLK + 1.5 ns tw(NWE) FSMC_NWE low time 3tHCLK – 1 3tHCLK + 2 ns th(NE_NWE) FSMC_NWE high to FSMC_NE high hold time tHCLK - 0.5 - ns tv(A_NE) FSMC_NEx low to FSMC_A valid - 3.5 ns tv(NADV_NE) FSMC_NEx low to FSMC_NADV low 0 1 ns tw(NADV) FSMC_NADV low time tHCLK + 0.5 tHCLK + 1.5 ns th(AD_NADV) FSMC_AD (address) valid hold time after FSMC_NADV high tHCLK – 0.5 - ns th(A_NWE) Address hold time after FSMC_NWE high 4tHCLK – 2 - ns tv(BL_NE) FSMC_NEx low to FSMC_BL valid - 0.5 ns th(BL_NWE) FSMC_BL hold time after FSMC_NWE high tHCLK – 1.5 - ns tv(Data_NADV) FSMC_NADV high to Data valid - tHCLK + 6 ns th(Data_NWE) Data hold time after FSMC_NWE high tHCLK – 0.5 - ns |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |