STM32F101XF datasheet(99/117 Pages) STMICROELECTRONICS

99 / 117 page

DocID16553 Rev 5

99/117

STM32F101xF, STM32F101xG

Electrical characteristics

Figure 51. 12-bit buffered /non-buffered DAC

1. The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external

loads directly without the use of an external operational amplifier. The buffer can be bypassed by

configuring the BOFFx bit in the DAC_CR register.

tSETTLING

Settling time (full

scale: for a 10-bit

input code transition

between the lowest

and the highest input

codes when

DAC_OUT reaches

final value ±1LSB

-3

µs CLOAD ≤ 50 pF, RLOAD ≥ 5kΩ

Update

rate(1)

Max frequency for a

correct DAC_OUT

change when small

variation in the input

code (from code i to

i+1LSB)

MS/s CLOAD ≤ 50 pF, RLOAD ≥ 5kΩ

tWAKEUP(1)

Wakeup time from off

state (Setting the

ENx bit in the DAC

Control register)

-6.5

µs

CLOAD ≤ 50 pF, RLOAD ≥ 5kΩ

input code between lowest

and highest possible ones.

PSRR+ (2)

Power supply

rejection ratio (to

VDDA) (static DC

measurement

–67

–40

dB No RLOAD, CLOAD = 50 pF

1. Preliminary values.

2. Guaranteed by design.

3. Quiescent mode refers to the state of the DAC when a steady value is kept on the output so that no dynamic consumption

is involved.

Table 60. DAC characteristics (continued)

Symbol

Parameter

Conditions

Min

Typ

Max(1) Unit

Comments

STM32F101XF Datasheet(PDF) 99 Page - STMicroelectronics

STM32F101XF Datasheet(HTML) 99 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL