Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

AS4C4M16S Datasheet(PDF) 21 Page - Alliance Semiconductor Corporation

Part # AS4C4M16S
Description  Fully synchronous operation
PDF  53 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALSC [Alliance Semiconductor Corporation]
Direct Link  https://www.alliancememory.com
Logo ALSC - Alliance Semiconductor Corporation

AS4C4M16S Datasheet(HTML) 21 Page - Alliance Semiconductor Corporation

Back Button AS4C4M16S Datasheet HTML 17Page - Alliance Semiconductor Corporation AS4C4M16S Datasheet HTML 18Page - Alliance Semiconductor Corporation AS4C4M16S Datasheet HTML 19Page - Alliance Semiconductor Corporation AS4C4M16S Datasheet HTML 20Page - Alliance Semiconductor Corporation AS4C4M16S Datasheet HTML 21Page - Alliance Semiconductor Corporation AS4C4M16S Datasheet HTML 22Page - Alliance Semiconductor Corporation AS4C4M16S Datasheet HTML 23Page - Alliance Semiconductor Corporation AS4C4M16S Datasheet HTML 24Page - Alliance Semiconductor Corporation AS4C4M16S Datasheet HTML 25Page - Alliance Semiconductor Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 53 page
background image
FEBRUARY 2011
AS4C4M16S
Table 17. LVTTL Interface
Reference Level of Output Signals
1.4V / 1.4V
Output Load
Reference to the Under Output Load (B)
Input Signal Levels
2.4V / 0.4V
Transition Time (Rise and Fall) of Input Signals
1ns
Reference Level of Input Signals
1.4V
3.3V
1.4V
1.2K
50
Output
30pF
870
Output
Z0=50
30pF
Figure 18.1 LVTTL D.C. Test Load (A)
Figure 18.2 LVTTL A.C. Test Load (B)
7.
Transition times are measured between VIH and V IL. Transition (rise and fall) of input signals are in a fixed
slope (1 ns).
8.
tHZ defines the time in which the outputs achieve the open circuit condition and are not at reference levels.
9.
If clock rising time is longer than 1 ns, ( tR / 2 -0.5) ns should be added to the parameter.
10. Assumed input rise and fall time tT ( tR & tF ) = 1 ns
If tR or tF is longer than 1 ns, transient time compensation should be considered, i.e., [(tr + tf)/2 - 1] ns should
be added to the parameter.
11. Power up Sequence
Power up must be performed in the following sequence.
1) Power must be applied to VDD and VDDQ(simultaneously) when CKE=
“L”, DQM= “H” and all input signals
are held "NOP" state .
2) Start clock and maintain stable condition for minimum 200µs, then bring CKE= “H” and, it is
recommended that DQM is held "HIGH" (VDD levels) to ensure DQ output is in high impedance.
3) All banks must be precharged.
4) Mode Register Set command must be asserted to initialize the Mode register.
5) A minimum of 2 Auto-Refresh dummy cycles must be required to stabilize the internal circuitry of the
device.
* The Auto Refresh command can be issue before or after Mode Register Set command
20
Rev2.0 May 2014



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com