| Electronic Components Datasheet Search |
|
LPC47B27X Datasheet(PDF) 72 Page - SMSC Corporation |
|
|
|||||||||||||||||||||||||||||
LPC47B27X Datasheet(HTML) 72 Page - SMSC Corporation |
|
72 / 196 page ![]() SMSC LPC47B27x - 72 - Rev. 08-10-04 DATASHEET Bit 6 – MIDI Transmit Busy Bit 6 MIDI Transmit Busy indicates the send (write) state of the MIDI Data port and Command port (Table 37). There are no interrupts associated with MIDI transmit (write) data. TABLE 37 - MIDI TRANSMIT BUSY STATUS BIT STATUS PORT DESCRIPTION D6 0 The MPU-401 interface is ready to accept a data/command byte from the host. 1 The MPU-401 interface is NOT ready to accept a data/command byte from the host. Bits[5:0] RESERVED (Reserved bits cannot be written and return ‘0’ when read). Command Port The Command port is used to transfer MPU-401 commands to the Command Controller. The Command port is write-only (Table 38). See Section “MPU-401 Command Controller” below. TABLE 38 – MPU-401 COMMAND PORT MPU-401 I/O BASE ADDRESS+1 D7 D6 D5 D4 D3 D2 D1 D0 DEFAULT TYPE W W W W W W W W n/a NAME COMMAND REGISTER Interrupt The MPU-401 IRQ is asserted (‘1’) when either MIDI receive data or a command acknowledge byte is available to the host in the MIDI Data register (Figure 3). The IRQ is deasserted (‘0’) when the host reads the MIDI Data port. NOTE: If, following a host read, data is still available in the Receive FIFO, the IRQ will remain asserted (‘1’). The IRQ is enabled when the ‘Activate’ bit in the MPU-401 configuration registers logical device block is asserted ‘1’. If the Activate bit is deasserted ‘0’, the MPU-401 IRQ cannot be asserted (see Section “MPU-401 Configuration Registers”). The MPU-401 IRQ is not affected by MIDI write data, transmit-related functions or Receiver Line Status interrupts. The factory default Sound Blaster 16 MPU-401 IRQ is 5. MIDI RX CLOCK 4 MIDI RX DATA BYTE N MIDI RX DATA BYTE N+1 MIDI_IN DATA READY 1 IRQ 3 nREAD 2 NOTE: IRQ remains asserted until read FIFO is empty FIGURE 3 - MPU-401 INTERRUPT NOTE 1 DATA READY represents the Data Ready bit B0 in the UART Line Status Register. NOTE 2 nREAD represents host read operations from the MIDI Data register. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |