PIC18F4539-ESLASHMLSQTP datasheet(126/322 Pages) MICROCHIP

126 / 322 page

PIC18FXX39

DS30485A-page 124

Preliminary

 2002 Microchip Technology Inc.

15.1.2

PWM DUTY CYCLE

The PWM duty cycle is set by the Motor Control module

when it writes a 10-bit value to the CCPR1L and

CCP1CON registers, where CCPR1L contains the

eight Most Significant bits and CCP1CON<5:4> con-

tains the two Least Significant bits. The duty cycle time

is given by the equation:

PWM duty cycle = (10-bit CCP register value) •

TOSC • (TMR2 prescale value)

where TOSC and the duty cycle are in the same unit of

time.

The CCPR1H register and a 2-bit internal latch are

used to double-buffer the PWM duty cycle. This buffer-

ing is essential for glitchless PWM operation. At the

same time, the value of TMR2 is concatenated with

either an internal 2-bit Q clock, or 2 bits of the TMR2

prescaler. When the CCPR1H:latch pair value matches

that of the TMR2:latch pair, the PWM1 pin is cleared.

The maximum PWM resolution (bits) for a given PWM

frequency is given by the equation:

where FPWM is the PWM frequency, or (1/PWM period).

TABLE 15-1:

REGISTERS ASSOCIATED WITH PWM AND TIMER2

Note:

If the PWM duty cycle value is longer than

the PWM period, the PWM1 pin will not be

cleared.

FOSC

FPWM

---------------





log

()

log

-----------------------------bits

PWM Resolution (max)

Name

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Value on

POR, BOR

Value on

All Other

RESETS

INTCON

GIE/GIEH PEIE/GIEL TMR0IE

INT0IE

RBIE

TMR0IF

INT0IF

RBIF

0000 000x 0000 000u

PIR1

PSPIF(1)

ADIF

RCIF

TXIF

SSPIF

—

TMR2IF

TMR1IF 0000 0000 0000 0000

PIE1

PSPIE(1)

ADIE

RCIE

TXIE

SSPIE

—

TMR2IE

TMR1IE 0000 0000 0000 0000

IPR1

PSPIP(1)

ADIP

RCIP

TXIP

SSPIP

—

TMR2IP

TMR1IP 0000 0000 0000 0000

TMR2*

0000 0000 0000 0000

PR2*

1111 1111 1111 1111

T2CON*

-000 0000 -000 0000

CCPR1L*

xxxx xxxx uuuu uuuu

CCPR1H

PWM Register1 (MSB) (read-only)

xxxx xxxx uuuu uuuu

CCP1CON*

—

--00 0000 --00 0000

CCPR2L*

xxxx xxxx uuuu uuuu

CCPR2H*

PWM Register2 (MSB) (read-only)

xxxx xxxx uuuu uuuu

CCP2CON*

—

--00 0000 --00 0000

Legend:

= unknown, u = unchanged, - = unimplemented, read as '0' unless otherwise noted. Shaded cells are not used by PWM

and Timer2.

These registers are retained to maintain compatibility with PIC18FXX2 devices; however, the indicated bits are reserved in

PIC18FXX39 devices. Users should not alter the values of these bits.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18F2X39 devices; always maintain these bits clear.

PIC18F4539-E/MLSQTP Datasheet(PDF) 126 Page - Microchip Technology

PIC18F4539-E/MLSQTP Datasheet(HTML) 126 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL