Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

DSP56857 Datasheet(PDF) 336 Page - Freescale Semiconductor, Inc

Part # DSP56857
Description  Digitial Signal Controller
PDF  662 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

DSP56857 Datasheet(HTML) 336 Page - Freescale Semiconductor, Inc

Back Button DSP56857 Datasheet HTML 332Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 333Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 334Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 335Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 336Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 337Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 338Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 339Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 340Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 336 / 662 page
background image
Register Descriptions (ESSI0_BASE = $1FFE20, ESSI1_BASE = $1FFE00)
5685X Digital Signal Controller User Manual, Rev. 4
12-36
Freescale Semiconductor
Figure 12-21. Frame Sync Timing Options
12.8.7.15 Receive FIFO Full (RFF)—Bit 1
This flag bit is set when the receive section is programmed with the enabled Receive FIFO. The
data level in the RXFIFO must reach the selected Receive FIFO Watermark (RFWM) threshold.
When set, the RFF indicates data can be read using the SRX register.
Note:
An interrupt is generated only if both RFF and RIE bits are set and if the RXFIFO is
enabled.
The RFF bit is cleared in normal operation by reading the SRX register. The RFF is cleared by
Power-On Reset (POR) or disabling the ESSI (ESSIEN = 0). When the RXFIFO is completely
full, all further received data is ignored until current data is read.
TS 0
TS 1
TS n
a) Frame Sync Timing Options
b) TFS Status Flag Operation
c) RFS Status Flag Operation
SCK, SC0
Bit-Length FS
Early Bit-Length FS
Word-Length FS
Early Word-Length FS
Time Slots
STX Register
TFS
STD Pin
SRD Pin
RFS
SRX Register
Indefinite transition depends on SW interrupt processing
Invalid
Valid



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com