Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

DSP56857 Datasheet(PDF) 442 Page - Freescale Semiconductor, Inc

Part # DSP56857
Description  Digitial Signal Controller
PDF  662 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

DSP56857 Datasheet(HTML) 442 Page - Freescale Semiconductor, Inc

Back Button DSP56857 Datasheet HTML 438Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 439Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 440Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 441Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 442Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 443Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 444Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 445Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 446Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 442 / 662 page
background image
DSC Side Registers
5685X Digital Signal Controller User Manual, Rev. 4
16-16
Freescale Semiconductor
16.8.6 HI8 DSC Core Interrupts
The HI8 may request interrupt service from either the DSC core or the Host Processor. The DSC
core interrupts are internal and do not require the use of an external interrupt pin. Please refer to
Figure 16-9. When the appropriate interrupt enable bit in the Host Control Register (HCR) is set,
an interrupt condition caused by the Host Processor sets the appropriate bit in the Host Status
Register (HSR), thereby generating an interrupt request to the DSC core. The DSC core
acknowledges interrupts caused by the Host Processor by jumping to the appropriate interrupt
service routine. The three possible interrupts are:
•
Receive Data Register Full
•
Transmit Data Register Empty
•
Host Command
The Host Command can access any interrupt vector in the Interrupt Vector Table, although it has
a set of vectors reserved for Host Command use. The DSC interrupt service routine must read or
write the appropriate HI8 register. For example, clear the HRDF or HTDE bit to clear the
interrupt. In the case of Host Command Interrupts, the interrupt acknowledge from the DSC core
Program Controller Unit (PCU) clears the pending interrupt condition.
Table 16-6.
DSC Side Registers After Reset
Register
Name
Register
Data
Reset Type
Hardware
Rest1
Software
Reset2
STOP
Reset3
HSR
HDMA
0
0
—
HF1-HF0
0
0
—
HCP
0
0
0
HTDE
1
1
1
HRDF
0
0
0
HRX
HRX[15:0]
Empty
Empty
Empty
HTX
HTX[15:0]
Empty
Empty
Empty
1. Caused by RESET signal
2. Caused by executing the RESET instruction
3. Caused by executing the STOP instruction



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com