Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

SAFC161PI Datasheet(PDF) 95 Page - Infineon Technologies AG

Part # SAFC161PI
Description  16-Bit Single-Chip Microcontroller
PDF  400 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

SAFC161PI Datasheet(HTML) 95 Page - Infineon Technologies AG

Back Button SAFC161PI Datasheet HTML 91Page - Infineon Technologies AG SAFC161PI Datasheet HTML 92Page - Infineon Technologies AG SAFC161PI Datasheet HTML 93Page - Infineon Technologies AG SAFC161PI Datasheet HTML 94Page - Infineon Technologies AG SAFC161PI Datasheet HTML 95Page - Infineon Technologies AG SAFC161PI Datasheet HTML 96Page - Infineon Technologies AG SAFC161PI Datasheet HTML 97Page - Infineon Technologies AG SAFC161PI Datasheet HTML 98Page - Infineon Technologies AG SAFC161PI Datasheet HTML 99Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 95 / 400 page
background image
&3,
,QWHUUXSW DQG 7UDS )XQFWLRQV
User’s Manual
5-13
1999-08
Continuous transfers are selected by the value FF
H in bit field COUNT. In this case
COUNT is not modified and the respective PEC channel services any request until it is
disabled again.
When COUNT is decremented from 01
H to 00H after a transfer, the request flag is not
cleared, which generates another request from the same source. When COUNT already
contains the value 00
H, the respective PEC channel remains idle and the associated
interrupt service routine is activated instead. This allows to choose, if a level 15 or 14
request is to be serviced by the PEC or by the interrupt service routine.
Note: PEC transfers are only executed, if their priority level is higher than the CPU level,
i.e. only PEC channels 7...4 are processed, while the CPU executes on level 14.
All interrupt request sources that are enabled and programmed for PEC service
should use different channels. Otherwise only one transfer will be performed for
all simultaneous requests. When COUNT is decremented to 00
H, and the CPU is
to be interrupted, an incorrect interrupt vector will be generated.
The source and destination pointers specifiy the locations between which the data is
to be moved. A pair of pointers (SRCPx and DSTPx) is associated with each of the 8
PEC channels. These pointers do not reside in specific SFRs, but are mapped into the
internal RAM of the C161PI just below the bit-addressable area (see figure below).
Figure 5-2
Mapping of PEC Pointers into the Internal RAM
DSTP7
00’FCFE
H
SRCP7
00’FCFC
H
DSTP6
00’FCFA
H
SRCP6
00’FCF8
H
DSTP5
00’FCF6
H
SRCP5
00’FCF4
H
DSTP4
00’FCF2
H
SRCP4
00’FCF0
H
DSTP3
00’FCEE
H
SRCP3
00’FCEC
H
DSTP2
00’FCEA
H
SRCP2
00’FCE8
H
DSTP1
00’FCE6
H
SRCP1
00’FCE4
H
DSTP0
00’FCE2
H
SRCP0
00’FCE0
H



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com