Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

ST92195D Datasheet(PDF) 164 Page - STMicroelectronics

Part # ST92195D
Description  48-96 Kbyte ROM HCMOS MCU WITH ON-SCREEN DISPLAY AND TELETEXT DATA SLICER
PDF  249 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST92195D Datasheet(HTML) 164 Page - STMicroelectronics

Back Button ST92195D Datasheet HTML 160Page - STMicroelectronics ST92195D Datasheet HTML 161Page - STMicroelectronics ST92195D Datasheet HTML 162Page - STMicroelectronics ST92195D Datasheet HTML 163Page - STMicroelectronics ST92195D Datasheet HTML 164Page - STMicroelectronics ST92195D Datasheet HTML 165Page - STMicroelectronics ST92195D Datasheet HTML 166Page - STMicroelectronics ST92195D Datasheet HTML 167Page - STMicroelectronics ST92195D Datasheet HTML 168Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 164 / 249 page
background image
164/249
ST92195C/D - TELETEXT SLICER AND ACQUISITION UNIT
TELETEXT SLICER AND ACQUISITION UNIT (Cont’d)
TELETEXT SLICER INITIALIZATION REGISTER
(TXSLIR)
R249 - Read/Write
Register Page: 35
Reset Value: 0000 1011 (0Bh)
Bits 7:6 = Reserved bits. Keep in reset state.
Bit 5:0 = INI(5:0): 6-bit initialization value of the
Slicer DAC. This value is used to re-initialize the
Slicer DAC at each beginning of TV line.
PRE-AMPLIFIER AND ADC SELECT REGISTER
(PASR)
R255 - Read/Write
Register Page: 35
Reset Value: 0000 0000 (00h)
Bits 7:3 = Reserved bits, keep in reset state.
Bit 2 = PREAMP:
Preamplifier enable.
This bit is set and cleared by software to define the
analog CVBS input configuration of the Teletext
slicer.
0: Activate on-chip pre-amplifier providing to the
Teletext front-end Slicer an amplified CVBS sig-
nal, the gain being defined by the TXTGC(1:0)
bits of the Teletext Slicer Control Register (TX-
SCR).
1: Pre-amplifier is by-passed.
Bit 1 = Reserved bit, keep in reset state.
Bit 0 = ADCSEL:
ADC Selection.
This bit is set and cleared by software to choose
which analog signal is sent to the A/D converter
channel 0.
0: Channel 0 is connected to the VDETB signal
(amplitude of the sync pulses extracted from the
CVBS signal).
1: Channel 0 is connected to the VBGP signal (on-
chip analog reference voltage).
The Sync pulse amplitude seen at the CVBS1 pin
can be easily determined calculating the differ-
ence of 2 A/D conversions, converting first the
VDETB signal and then the VBGP signal (the max-
imum code FFh represents a 1V amplitude).
VsyncAmp= (NVDETB-NVBGP)/FF Volt
For an ideal composite video signal, the theoreti-
cal gain to program with the TXTGC(1:0) bits is:
Gth= 0.4 / VsyncAmp (V)
70
0
0
INI5
INI4
INI3
INI2
INI1
INI0
70
0-
00
00
PRE-
AMP
0
ADC-
SEL



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com