845GL datasheet(89/193 Pages) INTEL

89 / 193 page

Intel® 82845G/82845GL/82845GV GMCH Datasheet

3.5.2.19

PMBASE1—Prefetchable Memory Base Address Register (Device 1)

Address Offset:

24–25h

Default Value:

FFF0h

Access:

R/W

Size:

16 bits

This register controls the processor to PCI_B prefetchable memory accesses routing based on the

following formula:

PREFETCHABLE_MEMORY_BASE

≤ address ≤ PREFETCHABLE_MEMORY_LIMIT

The upper 12 bits of the register are read/write and correspond to the upper 12 address bits

A[31:20] of the 32-bit address. The bottom four bits of this register are read only and return zeros

when read. This register must be initialized by the configuration software. For the purpose of

address decode, address bits A[19:0] are assumed to be 0. Thus, the bottom of the defined memory

address range will be aligned to a 1-MB boundary.

3.5.2.20

PMLIMIT1—Prefetchable Memory Limit Address Register (Device 1)

Address Offset:

26–27h

Default Value:

0000h

Access:

RO, R/W

Size:

16 bits

This register controls the processor to PCI_B prefetchable memory accesses routing based on the

following formula:

PREFETCHABLE_MEMORY_BASE

≤ address ≤ PREFETCHABLE_MEMORY_LIMIT

The upper 12 bits of the register are read/write and correspond to the upper 12 address bits

A[31:20] of the 32-bit address. The bottom four bits of this register are read-only and return zeroes

when read. This register must be initialized by the configuration software. For the purpose of

address decode, address bits A[19:0] are assumed to be FFFFFh. Thus, the top of the defined

memory address range will be at the top of a 1-MB aligned memory block. Note that prefetchable

memory range is supported to allow segregation by the configuration software between the

memory ranges that must be defined as UC and the ones that can be designated as a USWC

(i.e. prefetchable) from the processor perspective.

Bit

Description

15:4

Prefetchable Memory Address Base (PMBASE).

This field corresponds to A[31:20] of the lower

limit of the address range passed by bridge Device 1 across AGP/PCI_B.

3:0

Reserved.

Bit

Description

15:4

Prefetchable Memory Address Limit (PMLIMIT).

This field corresponds to A[31:20] of the upper

limit of the address range passed by bridge Device 1 across AGP/PCI_B.

3:0

Reserved.

845GL Datasheet(PDF) 89 Page - Intel Corporation

845GL Datasheet(HTML) 89 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL