 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
TAS2780RYAR Datasheet(PDF) 64 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TAS2780RYAR Datasheet(HTML) 64 Page - Texas Instruments |
|
|
64 / 97 page  8.9.77 INT_LTCH4 (page=0x00 address=0x51) [reset=00h] Bit Field Type Reset Description 7-3 Reserved R 0h Reserved 2 IR_TDMCEIR R 0h TDM clock error type = Invalid SBCLK ratio or sampling rate 0b = Not detected during TDM clock error 1b = Detected during TDM clock error 1 IR_TDMCEFC R 0h TDM clock error type = Sampling rate changed on the fly 0b = Detected during TDM clock error 1b = Not detected during TDM clock error 0 IR_TDMCERC R 0h TDM clock error type = SBCLK ratio changed on the fly 0b = Not detected during TDM clock error 1b = Detected during TDM clock error 8.9.78 VBAT_MSB (page=0x00 address=0x52) [reset=00h] Bit Field Type Reset Description 7-0 VBAT1S_CNV[11:4] R 0h Returns SAR ADC VBAT1S conversion MSBs. {hex2dec(VBAT1S_CNV[11:0])}/128 8.9.79 VBAT_LSB (page=0x00 address=0x53) [reset=00h] Bit Field Type Reset Description 7-4 VBAT1S_CNV[3:0] R 0h Returns SAR ADC VBAT1S conversion LSBs. {hex2dec(VBAT1S_CNV[11:0])}/128 3-0 Reserved R 0h Reserved 8.9.80 PVDD_MSB (page=0x00 address=0x54) [reset=00h] Bit Field Type Reset Description 7-0 PVDD_CNV[11:4] R 0h Returns SAR ADC PVDD conversion MSBs. {hex2dec(PVDD_CNV[11:0])}/64 8.9.81 PVDD_LSB (page=0x00 address=0x55) [reset=00h] Bit Field Type Reset Description 7-4 PVDD_CNV[3:0] R 0h Returns SAR ADC PVDD conversion LSBs. {hex2dec(PVDD_CNV[11:0])}/64 3-0 Reserved R 0h Reserved 8.9.82 TEMP (page=0x00 address=0x56) [reset=00h] Bit Field Type Reset Description 7-0 TMP_CNV[7:0] R 0h Returns SAR ADC temp sensor conversion. {hex2dec(TMP_CNV[7:0])} - 95 8.9.83 INT_CLK_CFG (page=0x00 address=0x5C) [reset=19h] Bit Field Type Reset Description 7 CLK_PWR_UD_EN RW 0h Clock based device power up/power down feature 0h = Disabled 1h = Enabled 6 DIS_CLK_HALT RW 0h Clock halt timer 0h = Enable clock halt detection, after clock error detected 1h = Disable clock halt detection, after clock error detected TAS2780 SLOSE75A – FEBRUARY 2022 – REVISED JUNE 2022 www.ti.com 64 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated Product Folder Links: TAS2780 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
