Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

STM32F103XC Datasheet(PDF) 112 Page - STMicroelectronics

Part # STM32F103XC
Description  High-density performance line Arm®-based 32-bit MCU with 256 to 512KB Flash, USB, CAN, 11 timers, 3 ADCs, 13 communication interfaces
PDF  143 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F103XC Datasheet(HTML) 112 Page - STMicroelectronics

Back Button STM32F103XC Datasheet HTML 108Page - STMicroelectronics STM32F103XC Datasheet HTML 109Page - STMicroelectronics STM32F103XC Datasheet HTML 110Page - STMicroelectronics STM32F103XC Datasheet HTML 111Page - STMicroelectronics STM32F103XC Datasheet HTML 112Page - STMicroelectronics STM32F103XC Datasheet HTML 113Page - STMicroelectronics STM32F103XC Datasheet HTML 114Page - STMicroelectronics STM32F103XC Datasheet HTML 115Page - STMicroelectronics STM32F103XC Datasheet HTML 116Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 112 / 143 page
background image
Electrical characteristics
STM32F103xC, STM32F103xD, STM32F103xE
112/143
DS5792 Rev 13
Figure 61. 12-bit buffered /non-buffered DAC
1. The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external
loads directly without the use of an external operational amplifier. The buffer can be bypassed by
configuring the BOFFx bit in the DAC_CR register.
Offset(3)
Offset error
(difference between
measured value at Code
(0x800) and the ideal value
= VREF+/2)
--
±10
mV
-
--
±3
LSB
Given for the DAC in 10-bit at VREF+
= 3.6 V
--
±12
LSB
Given for the DAC in 12-bit at VREF+
= 3.6 V
Gain
error(3)
Gain error
-
-
±0.5
%
Given for the DAC in 12bit
configuration
tSETTLING(3)
Settling time (full scale: for
a 10-bit input code
transition between the
lowest and the highest input
codes when DAC_OUT
reaches final value ±1LSB
-3
4
µs
CLOAD ≤ 50 pF, RLOAD ≥ 5 kΩ
Update
rate(3)
Max frequency for a correct
DAC_OUT change when
small variation in the input
code (from code i to
i+1LSB)
--
1
MS/
s
CLOAD ≤ 50 pF, RLOAD ≥ 5 kΩ
tWAKEUP(3)
Wakeup time from off state
(Setting the ENx bit in the
DAC Control register)
-6.5
10
µs
CLOAD ≤ 50 pF, RLOAD ≥ 5 kΩ
input code between lowest and
highest possible ones.
PSRR+ (1)
Power supply rejection ratio
(to VDDA) (static DC
measurement
-
–67
–40
dB
No RLOAD, CLOAD = 50 pF
1. Guaranteed by design.
2. Guaranteed by characterization.
3. The quiescent mode corresponds to a state where the DAC maintains a stable output level to ensure that no dynamic
consumption occurs.
4. Guaranteed by characterization results.
Table 63. DAC characteristics (continued)
Symbol
Parameter
Min
Typ
Max
Unit
Comments



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com