UPSD3422EB40U6 datasheet(246/300 Pages) STMICROELECTRONICS

246 / 300 page

Obsolete

Product(s)

- Obsolete

Product(s)

Obsolete

Product(s)

- Obsolete

Product(s)

PSD module

UPSD3422, UPSD3433, UPSD3434, UPSD3454

246/300

Figure 86.

Port C structure

Note:

Optional function on a specific Port C pin.

28.5.51

Port D structure

Port D has two I/O pins (PD1, PD2) on 80-pin UPSD34xx devices, and just one pin (PD1) on

52-pin devices, supporting the following operating modes:

●

MCU I/O Mode

●

DPLD Output Mode for External Chip Selects, ECS1, ECS2. This does not consume

OMCs in the GPLD.

●

PLD Input Mode – direct input to the PLD Input Bus available to DPLD and GPLD. Does

not use IMCs

See Figure 87 on page 247 for detail.

I/O port C

logic

Direction

Drive Select

Data out

(MCUI/O)

Enable Out

Data in (MCUI/O)

PT Output Enable, .OE (JTAG state machine

automatically controls OE for JTAG signals)

Output

Enable

Typical

pin,

port C

PSD module reset

One of 6

CSIOP

registers

From OMC output (MCELLBCx)

From Flash memories

TO/From JTAG

state machine

From PLD

input bus

From AND-

OR array

From OMC

allocator

CLR

Direction

Drive

(MCUI/O)

data out

8032

Reset

PSDsoft

8032 RD

To IMCs

CSIOP

registers

Drive type select

(2)

8032

data

bits

8032

DATA

BIT

INPUT

CMOS

buffer

hysteresis

VDD

output

50k

Pull-up

only on

JTAG TDI,

TMS, TCK

signals

IMCC2, IMCC3,

IMCC4, IMCC7

RDY/BSY

(1)

TDO, TSTAT

(1), TERR(1)

TDI, TMS, TCK

AI09181c

Obsolete

Product(s)

- Obsolete

Product(s)

UPSD3422EB40U6 Datasheet(PDF) 246 Page - STMicroelectronics

UPSD3422EB40U6 Datasheet(HTML) 246 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL