| Electronic Components Datasheet Search |
|
STM32H7B0AB Datasheet(PDF) 112 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32H7B0AB Datasheet(HTML) 112 Page - STMicroelectronics |
|
112 / 205 page ![]() Table 77. Asynchronous multiplexed PSRAM/NOR write - NWAIT timings Symbol Parameter Min(1) Max(1) Unit tw(NE) FMC_NE low time 9Tfmc_ker_ck − 1 9Tfmc_ker_ck ns tw(NWE) FMC_NWE low time 7Tfmc_ker_ck − 0.5 7Tfmc_ker_ck + 0.5 tsu(NWAIT_NE) FMC_NWAIT valid before FMC_NEx high 5Tfmc_ker_ck + 9 - th(NE_NWAIT) FMC_NEx hold time after FMC_NWAIT invalid 4Tfmc_ker_ck + 12 - 1. Guaranteed by characterization results. Synchronous waveforms and timings Figure 30 through Figure 33 represent synchronous waveforms and Table 78 through Table 81 provide the corresponding timings. The results shown in these tables are obtained with the following FMC configuration: • BurstAccessMode = FMC_BurstAccessMode_Enable • MemoryType = FMC_MemoryType_CRAM • WriteBurst = FMC_WriteBurst_Enable • CLKDivision = 1 • DataLatency = 1 for NOR flash; DataLatency = 0 for PSRAM In all timing tables, Tfmc_ker_ck is the kernel clock period, with the following FMC_CLK maximum values: • For 2.7 V < VDD < 3.6 V, FMC_CLK = 125 MHz at 20 pF • For 1.8 V < VDD < 1.9 V, FMC_CLK = 100 MHz at 20 pF • For 1.62 V < VDD<1.8 V, FMC_CLK = 100 MHz at 15 pF STM32H7B0xB Operating conditions DS13196 - Rev 7 page 112/205 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |