| Electronic Components Datasheet Search |
|
ICS84329BYLF Datasheet(PDF) 3 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
ICS84329BYLF Datasheet(HTML) 3 Page - Renesas Technology Corp |
|
3 / 19 page ![]() 84329B DATA SHEET 700MHZ, LOW JITTER, CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER 3 REVISION B 07/29/14 Pin Descriptions and Characteristics Table 1. Pin Descriptions NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values. Table 2. Pin Characteristics Name Type Description M0, M1, M2, M3, M4, M5, M6, M7, M8 Input Pullup M divider inputs. Data latched on LOW-to-HIGH transition of nP_LOAD input. LVCMOS/LVTTL interface levels. N0, N1 Input Pullup Determines N output divider value as defined in Table 3C, Function Table. LVCMOS/LVTTL interface levels. VEE Power Negative supply pins. TEST Output Test output which is used in the serial mode of operation. Single-ended LVPECL interface levels. VCC Power Core supply pins. FOUT, nFOUT Output Differential output pair for the synthesizer. LVPECL interface levels. OE Input Pullup Output enable. When logic HIGH, the outputs are enabled (default). When logic LOW, the outputs are disabled and drive differential low: FOUT = LOW, nFOUT = HIGH. LVCMOS / LVTTL interface levels. nc Unused No connect. S_CLOCK Input Pulldown Clocks the serial data present at S_DATA input into the shift register on the rising edge of S_CLOCK. LVCMOS/LVTTL interface levels. S_DATA Input Pulldown Shift register serial input. Data sampled on the rising edge of S_CLOCK. LVCMOS/LVTTL interface levels. S_LOAD Input Pulldown Controls transition of data from shift register into the M divider. LVCMOS/LVTTL interface levels. VCCA Power Analog supply pin. XTAL_IN XTAL_OUT Input Crystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output. nP_LOAD Input Pullup Parallel load input. Determines when data present at M8:M0 is loaded into M divider, and when data present at N1:N0 sets the N output divider value. LVCMOS/LVTTL interface levels. Symbol Parameter Test Conditions Minimum Typical Maximum Units CIN Input Capacitance 4 pF RPULLUP Input Pullup Resistor 51 k RPULLDOWN Input Pulldown Resistor 51 k |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |