Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

PSD4235G2V-10UI Datasheet(PDF) 61 Page - STMicroelectronics

Part # PSD4235G2V-10UI
Description  Flash In-System Programmable (ISP) Peripherals for 16-bit MCUs
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

PSD4235G2V-10UI Datasheet(HTML) 61 Page - STMicroelectronics

Back Button PSD4235G2V-10UI Datasheet HTML 57Page - STMicroelectronics PSD4235G2V-10UI Datasheet HTML 58Page - STMicroelectronics PSD4235G2V-10UI Datasheet HTML 59Page - STMicroelectronics PSD4235G2V-10UI Datasheet HTML 60Page - STMicroelectronics PSD4235G2V-10UI Datasheet HTML 61Page - STMicroelectronics PSD4235G2V-10UI Datasheet HTML 62Page - STMicroelectronics PSD4235G2V-10UI Datasheet HTML 63Page - STMicroelectronics PSD4235G2V-10UI Datasheet HTML 64Page - STMicroelectronics PSD4235G2V-10UI Datasheet HTML 65Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 61 / 100 page
background image
61/100
PSD4256G6V
This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.
Table 40. Port Operating Mode Settings
Note: 1. N/A = Not Applicable
2. The direction of the Port A,B,C, and F pins are controlled by the Direction Register ORed with the individual output enable product
term (.oe) from the CPLD AND Array.
3. Any of these three methods enables the JTAG pins on Port E.
4. Control Register setting is not applicable to Ports A, B and C.
Table 41. I/O Port Latched Address Output Assignments
Note: 1. N/A = Not Applicable.
Mode
Defined in PSDsoft
Control
Register
Setting
Direction
Register
Setting
VM Register
Setting
JTAG Enable
MCU I/O
Declare pins only
0 (Note 4)
1 = output,
0 = input
(Note 2)
N/A
N/A
PLD I/O
Declare pins and
Logic equations
N/A
(Note 2)
N/A
N/A
Data Port (Port F, G)
Selected for MCU
with non-multiplexed
bus
N/A
N/A
N/A
N/A
Address Out
(Port E, F, G)
Declare pins only
1
1 (Note 2)
N/A
N/A
Address In
(Port A, B, C, D, F)
Declare pins or Logic
equation for Input
Macrocells
N/A
N/A
N/A
N/A
Peripheral I/O
(Port F)
Logic equations
(PSEL0 and PSEL1)
N/A
N/A
PIO bit = 1
N/A
JTAG ISP 3
Declare pins only
N/A
N/A
N/A
JTAG_Enable
MCU RESET Mode
Specific pin logic
level
N/A
N/A
N/A
N/A
MCU
Port E
(PE3-PE0)
Port E
(PE7-PE4)
Port F
(PF3-PF0)
Port F
(PF7-PF4)
Port G
(PG3-PG0)
Port G
(PG7-PG4)
80C51XA
N/A(1)
Address
a7-a4
N/A
Address
a7-a4
Address
a11-a8
Address
a15-a12
All Other
MCUs with Multiplexed Bus
Address
a3-a0
Address
a7-a4
Address
a3-a0
Address
a7-a4
Address
a11-a8
(a3-a0 for 8-
bit MCU)
Address
a15-a12
(a7-a4 for 8-
bit MCU)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com