 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
PSD4235G2V-10UI Datasheet(PDF) 86 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
PSD4235G2V-10UI Datasheet(HTML) 86 Page - STMicroelectronics |
|
|
86 / 100 page  PSD4256G6V 86/100 This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice. Figure 42. Asynchronous Clock Mode Timing (product term clock) Figure 43. Input Macrocell Timing (Product Term Clock) Table 64. Input Macrocell Timing Note: 1. Inputs from Port A, B, and C relative to register/latch clock from the PLD. ALE latch timings refer to tAVLX and tLXAX. Symbol Parameter Conditions -10 PT Aloc Turbo Off Unit Min Max tIS Input Setup Time (Note 1) 0ns tIH Input Hold Time (Note 1) 25 + 20 ns tINH NIB Input High Time (Note 1) 13 ns tINL NIB Input Low Time (Note 1) 12 ns tINO NIB Input to Combinatorial Delay (Note 1) 55 + 4 + 20 ns tCHA tCLA tCOA tHA tSA CLOCK INPUT REGISTERED OUTPUT AI02859 tINH tINL tINO tIH tIS PT CLOCK INPUT OUTPUT AI03101 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
