PSD4235G2V-10UI datasheet(73/100 Pages) STMICROELECTRONICS

Part #	PSD4235G2V-10UI

Description	Flash In-System Programmable (ISP) Peripherals for 16-bit MCUs

PDF	100 Pages

Scroll/Zoom	100%

Manufacturer	STMICROELECTRONICS [STMicroelectronics]

Direct Link	http://www.st.com

Logo

73 / 100 page

73/100

PSD4256G6V

This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.

Input Control Signals

The PSD provides the option to turn off the ad-

dress input (A7-A0) and input control signals

(CNTL0, CNTL1, CNTL2, Address Strobe (ALE/

AS, PD0) and WRITE-Enable High-byte (WRH/

DBE, PD3)) to the PLD to save AC power con-

sumption. These signals are inputs to the PLD

AND Array. During Power-down mode, or, if any of

them are not being used as part of the PLD logic

equation, these control signals should be disabled

to save AC power. They are disconnected from the

PLD AND Array by setting bits 0, 2, 3, 4, 5 and 6

to a 1 in PMMR2.

Table 50. ADP Counter Operation

APD Enable Bit

ALE PD Polarity

ALE Level

APD Counter

Not Counting

Pulsing

Not Counting

Counting (Generates PDN after 15 Clocks)

PSD4235G2V-10UI Datasheet(PDF) 73 Page - STMicroelectronics