Data Sheet

ADMV8505

REGISTER DETAILS

analog.com

Rev. 0 | 25 of 31

Table 22. Bit Descriptions for FAST_LATCH_STATE

Bits

Bit Name

Description

Reset

Access

7

RESERVED

Reserved.

0x0

R

[6:0]

FAST_LATCH_STATE

Fast Latch State. Reads back the internal state machine index for fast latch lookup table (SFL mode). This

index is the next location the internal state machine will advance to, on the next CSB rising edge. The internal

state machine index will be set to the start index if the direction is set to increment and will be set to the stop

index if the direction set to is decrement. Upon changes to the start index, stop index, and direction, the index

will update accordingly.

0x0

R

Address: 0x020, Reset: 0x00, Name: WR_FC

Table 23. Bit Descriptions for WR_FC

Bits

Bit Name

Description

Reset

Access

[7:0]

FC_LOAD_WR

Write Group: Center Frequency.

0x0

R/W

Address: 0x021, Reset: 0x00, Name: WR_BW

Table 24. Bit Descriptions for WR_BW

Bits

Bit Name

Description

Reset

Access

[7:0]

BW_LOAD_WR

Write Group: Bandwidth.

0x0

R/W

Address: 0x022, Reset: 0x00, Name: WR_MATCH

Table 25. Bit Descriptions for WR_MATCH

Bits

Bit Name

Description

Reset

Access

[7:0]

MATCH_LOAD_WR

Write Group: Match.

0x0

R/W