Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

ADS6445 Datasheet(PDF) 20 Page - STMicroelectronics

Part # ADS6445
Description  QUAD CHANNEL, 14-BIT, 125/105/80/65 MSPS ADC WITH SERIAL LVDS OUTPUTS
PDF  75 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ADS6445 Datasheet(HTML) 20 Page - STMicroelectronics

Back Button ADS6445 Datasheet HTML 16Page - STMicroelectronics ADS6445 Datasheet HTML 17Page - STMicroelectronics ADS6445 Datasheet HTML 18Page - STMicroelectronics ADS6445 Datasheet HTML 19Page - STMicroelectronics ADS6445 Datasheet HTML 20Page - STMicroelectronics ADS6445 Datasheet HTML 21Page - STMicroelectronics ADS6445 Datasheet HTML 22Page - STMicroelectronics ADS6445 Datasheet HTML 23Page - STMicroelectronics ADS6445 Datasheet HTML 24Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 75 page
background image
www.ti.com
SERIAL REGISTER MAP
ADS6445, ADS6444
ADS6443, ADS6442
SLAS531 – MAY 2007
Table 12. Summary of Functions Supported By Serial Interface
REGISTER
REGISTER FUNCTIONS(1)(2)
ADDRESS
A4 - A0
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
<PDN
<REF>
<PDN CHD>
<PDN CHC>
<PDN CHB>
<PDN CHA>
GLOBAL>
<RST>
INTERNAL
00
0
0
0
0
POWER
POWER
POWER
POWER
GLOBAL
S/W RESET
OR
DOWN CH D
DOWN CHC
DOWN CH B
DOWN CH A
POWER
EXTERNAL
DOWN
<CLKIN GAIN>
04
0
0
0
0
0
0
INPUT CLOCK BUFFER GAIN CONTROL
<DF>
DATA
FORMAT 2S
<PATTERNS>
0A
0
0
0
0
0
0
0
COMP OR
TEST PATTERNS
STRAIGHT
BINARY
<CUSTOM A>
0B
CUSTOM PATTERN (LOWER 11 BITS)
<FINE GAIN>
<CUSTOM B>
0C
0
0
0
0
0
FINE GAIN CONTROL (1dB to 6 dB)
CUSTOM PATTERN (UPPER 3 BITS)
<COARSE
FALLING
<OVRD>
BYTE-WISE
GAIN>
OR RISING
14-BIT OR
DDR OR
1-WIRE OR
MSB OR
0D
OVERRIDE
0
0
OR
COURSE
BIT CLOCK
0
16-BIT
SDR BIT
2-WIRE
LSB FIRST
BIT
BIT-WISE
GAIN
CAPTURE
SERIALIZE
CLOCK
INTERFACE
ENABLE
EDGE
<TERM CLK>
<LVDS CURR>
<CURR DOUBLE>
10
LVDS INTERNAL TERMINATION BIT AND WORD CLOCKS
LVDS CURRENT SETTINGS
LVDS CURRENT DOUBLE
<TERM DATA>
11
WORD-WISE CONTROL
0
0
0
0
LVDS INTERNAL TERMINATION - DATA OUTPUTS
(1)
The unused bits in each register (shown by blank cells in above table) must be programmed as 0.
(2)
Multiple functions in a register can be programmed in a single write operation.
20
Submit Documentation Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com