SST26VF032B-104ISLASHSM datasheet(28/82 Pages) MICROCHIP

28 / 82 page

SST26VF032B/SST26VF032BA

DS20005218K-page 28

 2013-2022 Microchip Technology Inc. and its subsidiaries

5.20

Page Program

The Page Program instruction programs up to

256 bytes of data in the memory, and supports both SPI

and SQI protocols. The data for the selected page

address must be in the erased state (FFH) before initi-

ating the Page Program operation. A Page-Program

applied to a protected memory area will be ignored.

Prior to the program operation, execute the WREN

instruction.

To execute a Page Program operation, the host drives

CE# low then sends the Page Program command cycle

(02H), three address cycles followed by the data to be

programmed, then drives CE# high. The programmed

data must be between 1 to 256 bytes and in whole byte

increments; sending less than a full byte will cause the

partial byte to be ignored. Poll the BUSY bit in the STA-

TUS register, or wait TPP, for the completion of the

internal, self-timed, write operation. See Figure 5-25

and Figure 5-26 for the Page Program sequence.

When executing Page Program, the memory range for

the SST26VF032B/032BA is divided into 256 byte

page boundaries. The device handles shifting of more

than 256 bytes of data by maintaining the last

256 bytes of data as the correct data to be pro-

grammed. If the target address for the Page Program

instruction is not the beginning of the page boundary

(A[7:0] are not all zero), and the number of bytes of

data input exceeds or overlaps the end of the address

of the page boundary, the excess data inputs wrap

around and will be programmed at the start of that tar-

get page.

FIGURE 5-25:

PAGE PROGRAM SEQUENCE (SQI)

FIGURE 5-26:

PAGE PROGRAM SEQUENCE (SPI)

Note:

MSN = Most Significant Nibble, LSN = Least Significant Nibble C[1:0] = 02H

MODE 3

SCK

SIO[3:0]

CE#

C1 C0

MODE 0

A5 A4

MSN LSN

A3 A2

A1 A0

H0 L0

H1 L1

H2 L2

HN LN

Data Byte 0 Data Byte 1 Data Byte 2

Data Byte 255

CE#

SCK

ADD.

01 2 3 4 5 6 7 8

ADD.

Data Byte 0

High-Impedance

15 16

23 24

31 32

MODE 0

MODE 3

MSB

LSB

CE#(cont’)

SO(cont’)

SI(cont’)

SCK(cont’)

40 41 42 43 44 45 46

47 48

Data Byte 1

High-Impedance

MSB

LSB

50 51 52 53 54 55

Data Byte 2

Data Byte 255

LSB

SST26VF032B-104I/SM Datasheet(PDF) 28 Page - Microchip Technology

SST26VF032B-104I/SM Datasheet(HTML) 28 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

Datasheet Download

Link URL