Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

CF5762AB0 Datasheet(PDF) 5 Page - Nippon Precision Circuits Inc

Part # CF5762AB0
Description  Analog Chime Clock CMOS IC
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NPC [Nippon Precision Circuits Inc]
Direct Link  http://www.npc.co.jp/en
Logo NPC - Nippon Precision Circuits Inc

CF5762AB0 Datasheet(HTML) 5 Page - Nippon Precision Circuits Inc

  CF5762AB0 Datasheet HTML 1Page - Nippon Precision Circuits Inc CF5762AB0 Datasheet HTML 2Page - Nippon Precision Circuits Inc CF5762AB0 Datasheet HTML 3Page - Nippon Precision Circuits Inc CF5762AB0 Datasheet HTML 4Page - Nippon Precision Circuits Inc CF5762AB0 Datasheet HTML 5Page - Nippon Precision Circuits Inc CF5762AB0 Datasheet HTML 6Page - Nippon Precision Circuits Inc CF5762AB0 Datasheet HTML 7Page - Nippon Precision Circuits Inc CF5762AB0 Datasheet HTML 8Page - Nippon Precision Circuits Inc CF5762AB0 Datasheet HTML 9Page - Nippon Precision Circuits Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 10 page
background image
CF5762AB0
NIPPON PRECISION CIRCUITS INC.—5
FUNCTIONAL DESCRIPTION
Motor Output
Sweep movement frequency: 8Hz
The pulse cycle (Tcy) and the pulsewidth (Tpw) correspond to 1/16 Sec (= 62.5ms).
Reset
All functions are reset when RESET goes HIGH.
The reset is released when RESET goes LOW or
open circuit (RESET has a built-in pull-down resis-
tor).
Clock movement reset
For step clock movement, the seconds are stopped.
When reset is released, the next pulse is output on
the opposing output pin to that immediately before
the reset was applied. The time delay until the pulse
output after reset is released is 1
seconds.
For sweep clock movement, both outputs O1 and O2
are held HIGH during reset.
Melody reset
If a reset occurs during melody or chime output, the
output stops immediately. During reset, the MT is
valid when it is input. When the MT pin is HIGH, the
reset signal is valid if input.
Time reset
During the timing between reset and the hourly sig-
nal input when the melody select pins (SEL1, SEL2)
are used to monitor, chime monitoring is inactive
while melody monitoring is active.
Figure 1. Motor pulse output
O1
VSS
Tcy
O2
Tpw
VDD
VSS
VDD
Tpw
Tcy
0.0625
+
0
–



Html Pages

1 2 3 4 5 6 7 8 9 10


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com