Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

ST72324BK Datasheet(PDF) 115 Page - STMicroelectronics

Part # ST72324BK
Description  8-bit MCU, 3.8 to 5.5 V operating range with 8 to 32 Kbyte Flash/ROM, 10-bit ADC, 4 timers, SPI, SCI
PDF  188 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72324BK Datasheet(HTML) 115 Page - STMicroelectronics

Back Button ST72324BK Datasheet HTML 111Page - STMicroelectronics ST72324BK Datasheet HTML 112Page - STMicroelectronics ST72324BK Datasheet HTML 113Page - STMicroelectronics ST72324BK Datasheet HTML 114Page - STMicroelectronics ST72324BK Datasheet HTML 115Page - STMicroelectronics ST72324BK Datasheet HTML 116Page - STMicroelectronics ST72324BK Datasheet HTML 117Page - STMicroelectronics ST72324BK Datasheet HTML 118Page - STMicroelectronics ST72324BK Datasheet HTML 119Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 115 / 188 page
background image
ST72324B
On-chip peripherals
115/188
10.5.5
Low power modes
10.5.6
Interrupts
The SCI interrupt events are connected to the same interrupt vector.
These events generate an interrupt if the corresponding Enable Control bit is set and the
interrupt mask in the CC register is reset (RIM instruction).
10.5.7
SCI registers
SCI Status Register (SCISR)
Table 59.
Effect of low power modes on SCI
Mode
Description
Wait
No effect on SCI.
SCI interrupts cause the device to exit from Wait mode.
Halt
SCI registers are frozen.
In Halt mode, the SCI stops transmitting/receiving until Halt mode is exited.
Table 60.
SCI interrupt control/wake-up capability
Interrupt event
Event flag Enable control bit Exit from WAIT Exit from HALT
Transmit data register empty
TDRE
TIE
Yes
No
Transmission complete
TC
TCIE
Yes
No
Received data ready to be read
RDRF
RIE
Yes
No
Overrun error detected
OR
Yes
No
Idle line detected
IDLE
ILIE
Yes
No
Parity error
PE
PIE
Yes
No
SCISR
Reset value: 1100 0000 (C0h)
7
654
32
10
TDRE
TC
RDRF
IDLE
OR
NF
FE
PE
RO
RO
RO
RO
RO
RO
RO
RO
Table 61.
SCISR register description
Bit
Name
Function
7
TDRE
Transmit Data Register Empty
This bit is set by hardware when the content of the TDR register has been transferred
into the shift register. An interrupt is generated if the TIE bit = 1 in the SCICR2
register. It is cleared by a software sequence (an access to the SCISR register
followed by a write to the SCIDR register).
0: Data is not transferred to the shift register.
1: Data is transferred to the shift register.
Note: Data will not be transferred to the shift register unless the TDRE bit is cleared.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com