Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

ST72324BK Datasheet(PDF) 40 Page - STMicroelectronics

Part # ST72324BK
Description  8-bit MCU, 3.8 to 5.5 V operating range with 8 to 32 Kbyte Flash/ROM, 10-bit ADC, 4 timers, SPI, SCI
PDF  188 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72324BK Datasheet(HTML) 40 Page - STMicroelectronics

Back Button ST72324BK Datasheet HTML 36Page - STMicroelectronics ST72324BK Datasheet HTML 37Page - STMicroelectronics ST72324BK Datasheet HTML 38Page - STMicroelectronics ST72324BK Datasheet HTML 39Page - STMicroelectronics ST72324BK Datasheet HTML 40Page - STMicroelectronics ST72324BK Datasheet HTML 41Page - STMicroelectronics ST72324BK Datasheet HTML 42Page - STMicroelectronics ST72324BK Datasheet HTML 43Page - STMicroelectronics ST72324BK Datasheet HTML 44Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 188 page
background image
Interrupts
ST72324B
40/188
Figure 21.
Nested interrupt management
7.5
Interrupt registers
7.5.1
CPU CC register interrupt bits
These two bits indicate the current interrupt software priority (see Table 15) and are
set/cleared by hardware when entering in interrupt. The loaded value is given by the
corresponding bits in the interrupt software priority registers (ISPRx).
They can be also set/cleared by software with the RIM, SIM, HALT, WFI, IRET and
PUSH/POP instructions (see Table 17: Dedicated interrupt instruction set).
Main
IT2
TRAP
Main
IT0
3
2
1
3
3
3/0
3
11
00
01
11
11
11
RIM
IT1
IT4
IT4
IT1
IT2
IT3
I1
I0
11 / 10
10
Software
priority
level
CPU CC
Reset value: 111x 1010(xAh)
7
654
32
10
11
I1
H
I0
NZC
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Table 14.
CPU CC register interrupt bits description
Bit Name
Function
5
I1
Software Interrupt Priority 1
3
I0
Software Interrupt Priority 0
Table 15.
Interrupt software priority levels
Interrupt software priority
Level
I1
I0
Level 0 (main)
Low
High
10
Level 1
0
1
Level 2
0
0
Level 3 (= interrupt disable)(1)
1.
TRAP and RESET events can interrupt a level 3 program.
11



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com