ST72324BK datasheet(153/188 Pages) STMICROELECTRONICS

153 / 188 page

ST72324B

Electrical characteristics

153/188

12.9

I/O port pin characteristics

12.9.1

General characteristics

Subject to general operating conditions for VDD, fOSC, and TA unless otherwise specified.

Table 105.

General characteristics

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

VIL

Input low level voltage

(standard voltage devices)(1)

0.3xVDD

VIH

Input high level voltage(1)

0.7xVDD

Vhys

Schmitt trigger voltage hysteresis(2)

0.7

IINJ(PIN)

(3)

Injected current on I/O pins other than

pin PB0(4)

VDD = 5V

±4

Injected current on ROM and 32 Kbyte

Flash devices pin PB0

Injected current on 8/16 Kbyte Flash

devices pin PB0

0+4

ΣIINJ(PIN)(3)

Total injected current

(sum of all I/O and control pins)

VDD = 5V

±25

Ilkg

Input leakage current

VSS < VIN < VDD

±1

µA

Static current consumption induced by

each floating input pin

Floating input mode(5)(6)

200

RPU

Weak pull-up equivalent resistor(7)

VIN = VSS, VDD = 5V

120

250

Ω

CIO

I/O pin capacitance

tf(IO)out

Output high to low level fall time(1)

CL = 50pF

between 10% and 90%

tr(IO)out

Output low to high level rise time(1)

tw(IT)in

External interrupt pulse time(8)

1tCPU

Data based on characterization results, not tested in production.

Hysteresis voltage between Schmitt trigger switching levels. Based on characterization results, not tested.

When the current limitation is not possible, the VIN maximum must be respected, otherwise refer to the IINJ(PIN)

specification. A positive injection is induced by VIN >VDD while a negative injection is induced by VIN <VSS. Refer to

Section 12.2.2 on page 138 for more details.

No negative current injection allowed on 8/16 Kbyte Flash devices

Static peak current value taken at a fixed VIN value, based on design simulation and technology characteristics, not tested

in production. This value depends on VDD and temperature values.

The Schmitt trigger that is connected to every I/O port is disabled for analog inputs only when ADON bit is ON and the

particular ADC channel is selected (with port configured in input floating mode). When the ADON bit is OFF, static current

consumption may result. This can be avoided by keeping the input voltage of this pin close to VDD or VSS.

The RPU pull-up equivalent resistor is based on a resistive transistor (corresponding IPU current characteristics described in

Figure 71).

To generate an external interrupt, a minimum pulse width has to be applied on an I/O port pin configured as an external

interrupt source.

ST72324BK Datasheet(PDF) 153 Page - STMicroelectronics

ST72324BK Datasheet(HTML) 153 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL