ST72324BJ2 datasheet(114/188 Pages) STMICROELECTRONICS

114 / 188 page

On-chip peripherals

ST72324B

114/188

Clock deviation causes

The causes which contribute to the total deviation are:

–DTRA: Deviation due to transmitter error (local oscillator error of the transmitter or

the transmitter is transmitting at a different baud rate).

–DQUANT: Error due to the baud rate quantization of the receiver.

–DREC: Deviation of the local oscillator of the receiver: This deviation can occur

during the reception of one complete SCI message assuming that the deviation

has been compensated at the beginning of the message.

–DTCL: Deviation due to the transmission line (generally due to the transceivers)

All the deviations of the system should be added and compared to the SCI clock tolerance:

DTRA + DQUANT + DREC + DTCL < 3.75%

Noise error causes

See also the description of Noise error in Receiver on page 108.

Start bit

The Noise Flag (NF) is set during start bit reception if one of the following conditions occurs:

A valid falling edge is not detected. A falling edge is considered to be valid if the three

consecutive samples before the falling edge occurs are detected as ‘1’ and, after the

falling edge occurs, during the sampling of the 16 samples, if one of the samples

numbered 3, 5 or 7 is detected as a ‘1’.

During sampling of the 16 samples, if one of the samples numbered 8, 9 or 10 is

detected as a ‘1’.

Therefore, a valid Start bit must satisfy both the above conditions to prevent the Noise Flag

from being set.

Data bits

The Noise Flag (NF) is set during normal data bit reception if the following condition occurs:

During the sampling of 16 samples, if all three samples numbered 8, 9 and10 are not the

same. The majority of the 8th, 9th and 10th samples is considered as the bit value.

Therefore, a valid Data bit must have samples 8, 9 and 10 at the same value to prevent the

Noise Flag from being set.

Figure 60.

Bit sampling in Reception mode

RDI line

Sample

clock

123456

sampled values

One bit time

6/16

7/16

ST72324BJ2 Datasheet(PDF) 114 Page - STMicroelectronics

ST72324BJ2 Datasheet(HTML) 114 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL