Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

PIC18F6X2X Datasheet(PDF) 56 Page - Microchip Technology

Part # PIC18F6X2X
Description  64/80-Pin High Performance, 64-Kbyte Enhanced FLASH Microcontrollers with A/D
PDF  386 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC18F6X2X Datasheet(HTML) 56 Page - Microchip Technology

Back Button PIC18F6X2X Datasheet HTML 52Page - Microchip Technology PIC18F6X2X Datasheet HTML 53Page - Microchip Technology PIC18F6X2X Datasheet HTML 54Page - Microchip Technology PIC18F6X2X Datasheet HTML 55Page - Microchip Technology PIC18F6X2X Datasheet HTML 56Page - Microchip Technology PIC18F6X2X Datasheet HTML 57Page - Microchip Technology PIC18F6X2X Datasheet HTML 58Page - Microchip Technology PIC18F6X2X Datasheet HTML 59Page - Microchip Technology PIC18F6X2X Datasheet HTML 60Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 386 page
background image
PIC18F6X2X/8X2X
DS39612A-page 54
Advance Information
 2003 Microchip Technology Inc.
PREINC2
Uses contents of FSR2 to address data memory - value of FSR2 pre-incremented
(not a physical register)
n/a
58
PLUSW2
Uses contents of FSR2 to address data memory - value of FSR2 pre-incremented
(not a physical register) - value of FSR2 offset by value in WREG
n/a
58
FSR2H
—
—
—
—
Indirect Data Memory Address Pointer 2 High Byte
---- 0000
35, 58
FSR2L
Indirect Data Memory Address Pointer 2 Low Byte
xxxx xxxx
35, 58
STATUS
—
—
—N
OV
Z
DC
C
---x xxxx
35, 60
TMR0H
Timer0 Register High Byte
0000 0000
35, 135
TMR0L
Timer0 Register Low Byte
xxxx xxxx
35, 135
T0CON
TMR0ON
T08BIT
T0CS
T0SE
PSA
T0PS2
T0PS1
T0PS0
1111 1111
35, 133
OSCCON
—
—
—
—
—
—
—SCS
---- ---0
25, 35
LVDCON
—
—
IRVST
LVDEN
LVDL3
LVDL2
LVDL1
LVDL0
--00 0101
35, 255
WDTCON
—
—
—
—
—
—
—SWDTE
---- ---0
35, 269
RCON
IPEN
—
—RI
TO
PD
POR
BOR
0--1 11qq
35, 61,
103
TMR1H
Timer1 Register High Byte
xxxx xxxx
35, 141
TMR1L
Timer1 Register Low Byte
xxxx xxxx
35, 141
T1CON
RD16
—
T1CKPS1
T1CKPS0
T1OSCEN
T1SYNC
TMR1CS
TMR1ON
0-00 0000
35, 141
TMR2
Timer2 Register
0000 0000
35, 144
PR2
Timer2 Period Register
1111 1111
35, 144
T2CON
—
T2OUTPS3 T2OUTPS2 T2OUTPS1 T2OUTPS0
TMR2ON
T2CKPS1
T2CKPS0
-000 0000
35, 144
SSPBUF
SSP Receive Buffer/Transmit Register
xxxx xxxx
35, 183
SSPADD
SSP Address Register in I2C Slave mode. SSP Baud Rate Reload Register in I2C Master mode.
0000 0000
35, 183
SSPSTAT
SMP
CKE
D/A
PS
R/W
UA
BF
0000 0000
35, 176
SSPCON1
WCOL
SSPOV
SSPEN
CKP
SSPM3
SSPM2
SSPM1
SSPM0
0000 0000
35, 177
SSPCON2
GCEN
ACKSTAT
ACKDT
ACKEN
RCEN
PEN
RSEN
SEN
0000 0000
35, 187
ADRESH
A/D Result Register High Byte
xxxx xxxx
36, 242
ADRESL
A/D Result Register Low Byte
xxxx xxxx
36, 242
ADCON0
—
—
CHS3
CHS2
CHS1
CHS0
GO/DONE
ADON
--00 0000
36, 235
ADCON1
—
—
VCFG1
VCFG0
PCFG3
PCFG2
PCFG1
PCFG0
--00 0000
36, 236
ADCON2
ADFM
—
ACQT2
ACQT1
ACQT0
ADCS2
ADCS1
ADCS0
0-00 0000
36, 237
CCPR1H
Enhanced Capture/Compare/PWM Register 1 High Byte
xxxx xxxx
36, 174
CCPR1L
Enhanced Capture/Compare/PWM Register 1 Low Byte
xxxx xxxx
36, 174
CCP1CON
P1M1
P1M0
DC1B1
DC1B0
CCP1M3
CCP1M2
CCP1M1
CCP1M0
0000 0000
36, 159
CCPR2H
Enhanced Capture/Compare/PWM Register 2 High Byte
xxxx xxxx
36, 174
CCPR2L
Enhanced Capture/Compare/PWM Register 2 Low Byte
xxxx xxxx
36, 174
CCP2CON
P2M1
P2M0
DC2B1
DC2B0
CCP2M3
CCP2M2
CCP2M1
CCP2M0
0000 0000
36, 159
CCPR3H
Enhanced Capture/Compare/PWM Register 3 High Byte
xxxx xxxx
36, 174
CCPR3L
Enhanced Capture/Compare/PWM Register 3 Low Byte
xxxx xxxx
36, 174
CCP3CON
P3M1
P3M0
CCP3X
CCP3Y
CCP3M3
CCP3M2
CCP3M1
CCP3M0
0000 0000
36, 159
ECCP1AS
ECCP1ASE ECCP1AS2 ECCP1AS1 ECCP1AS0
PSS1AC1
PSS1AC0
PSS1BD1
PSS1BD0
0000 0000
36, 171
CVRCON
CVREN
CVROE
CVRR
CVRSS
CVR3
CVR2
CVR1
CVR0
0000 0000
36, 249
TABLE 4-3:
REGISTER FILE SUMMARY (CONTINUED)
File Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Value on
POR, BOR
Details
on page:
Legend:
x
= unknown, u = unchanged, - = unimplemented, q = value depends on condition
Note
1:
RA6 and associated bits are configured as port pins in RCIO and ECIO Oscillator mode only and read ‘0’ in all other
Oscillator modes.
2:
Bit 21 of the TBLPTRU allows access to the device configuration bits.
3:
These registers are unused on PIC18F6X2X devices; always maintain these clear.
4:
RG5 is available only if MCLR function is disabled in configuration.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com