Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

UPSD3422 Datasheet(PDF) 227 Page - STMicroelectronics

Part # UPSD3422
Description  Turbo Plus Series Fast Turbo 8032 MCU with USB and Programmable Logic
PDF  293 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

UPSD3422 Datasheet(HTML) 227 Page - STMicroelectronics

Back Button UPSD3422 Datasheet HTML 223Page - STMicroelectronics UPSD3422 Datasheet HTML 224Page - STMicroelectronics UPSD3422 Datasheet HTML 225Page - STMicroelectronics UPSD3422 Datasheet HTML 226Page - STMicroelectronics UPSD3422 Datasheet HTML 227Page - STMicroelectronics UPSD3422 Datasheet HTML 228Page - STMicroelectronics UPSD3422 Datasheet HTML 229Page - STMicroelectronics UPSD3422 Datasheet HTML 230Page - STMicroelectronics UPSD3422 Datasheet HTML 231Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 227 / 293 page
background image
uPSD34xx
PSD module
227/293
Note:
1
MCELLBC outputs available only on pins PC2, PC3, PC4, and PC7.
2
JTAG pins (PC0/TMS, PC1/TCK, PC5/TDI, PC6/TDO) are dedicated to JTAG pin functions
(cannot be used for general I/O).
Table 121.
Port Configuration Setting Requirements
Latched Address Output
Yes
Yes
No
No
Latched address
output mode on
page 232
Peripheral I/O Mode
Yes
No
No
No
Peripheral I/O mode
on page 233
JTAG ISP
No
No
Yes(2)
No
JTAG ISP mode on
page 234
Port Operating Mode
Port A (80-pin
only)
Port B
Port C
Port D
Find it
Port
Operating
Mode
Required Action in
PSDsoft Express to
Configure each Pin
Value that 8032
writes to csiop
Control Register
at run-time
Value that 8032
writes to csiop
Direction
Register at run-
time
Value that 8032
writes to Bit 7
(PIO_EN) of csiop
VM Register at
run-time
MCU I/O
Choose the MCU I/O
function and declare
the pin name
Logic '0' (default)
Logic 1 = Out of
uPSD
Logic 0 = Into
uPSD
N/A
PLD I/O
Choose the PLD
function type, declare
pin name, and specify
logic equation(s)
N/A
Direction register
has no effect on a
pin if pin is driven
from OMC output
N/A
Latched
Address Output
Choose Latched
Address Out function,
declare pin name
Logic '1'
Logic '1' Only
N/A
Peripheral I/O
Choose Peripheral
I/O mode function
and specify address
range in DPLD for
PSELx
N/A
N/A
PIO_EN Bit = Logic
1
(default is '0')
4-PIN JTAG ISP
No action required in
PSDsoft to get 4-pin
JTAG. By default
TDO, TDI, TCK, TMS
are dedicated JTAG
functions.
N/A
N/A
N/A
6-PIN JTAG ISP
(faster
programming)
Choose JTAG TSTAT
function for pin PC3
and JTAG TERR
function for pin PC4.
N/A
N/A
N/A



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com