| Electronic Components Datasheet Search |
|
AX88780 Datasheet(PDF) 35 Page - ASIX Electronics Corporation |
|
|
|||||||||||||||||||||||||||||
AX88780 Datasheet(HTML) 35 Page - ASIX Electronics Corporation |
|
35 / 55 page ![]() AX88780 35 ASIX ELECTRONICS CORPORATION 1=Full-duplex operation 0= Normal operation 7 COLTST R/W 0 Collision test: 1=Enable collision test 0= Normal operation 6:0 - R X Reserved 5.2 BMSR--Basic Mode Status Register Index = 0x01 Field Name Type Default Description 15 100BCAP R 0, PS 100Base-T4 capability 0 = AX88780 is not able to execute 100 BASE-T4 mode. 14 100BFUL R 1, PS 100BASE-TX full-duplex capability: 1= AX88780 is able to perform in 100BASE-TX full-duplex mode. 13 100BHAF R 1, PS 100BASE-TX half-duplex capability: 1 = AX88780 is able to perform in 100BASE-TX half-duplex mode. 12 10BFUL R 1, PS 10BASE-T full-duplex capability: 1 = AX88780 is able to perform in 10BASE-T full-duplex mode. 11 10BHAF R 1, PS 10BASE-T half-duplex capability: 1 = AX88780 is able to perform in 10BASE-T half-duplex mode. 10:7 - R All 0’s Reserved, default 4’b0000 6 MFPS R 0, PS Management frame preamble suppression: 0 = AX88780 will not accept management frames with preamble suppressed. 5 AUTONEST R 0 Auto negotiation completion: 1 = auto-negotiation process is complete. 0 = auto-negotiation process is not completed 4 RFST RC 0, LH Remote fault status: 1 = The link partner signals a far-end fault, read to clear. 0 = Remote fault condition is not detected 3 AUTOCFG R 1, PS Auto configuration ability: 1 = AX88780 is able to perform auto-negotiation 2 LNKST R 0, LL Link status: 1= Valid link is established, (100Mb/s or 10Mb/s operation) 0= Valid link is not established 1 JABDET R 0, LH Jabber detection: 1= Jabber condition is detected. 0 = Jabber condition is not detected 0 EXTCAP R 1, PS Extended capability: 1= Extended register capable 0= Basic register capability only. 5.3 PHYIDR0--PHY Identifier 0 Register Index = 0x02 Field Name Type Default Description 15:0 OUIMSB R 0x003B PS OUI most significant bits. Bits 3 to 18 of the OUI are mapped to bits 15 to 0 of this register respectively. The most significant two bits of the OUI are ignored |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |