| Electronic Components Datasheet Search |
|
PCM1808 Datasheet(PDF) 3 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
PCM1808 Datasheet(HTML) 3 Page - Texas Instruments |
|
3 / 29 page ![]() PCM1808-Q1 www.ti.com SLES265A – MARCH 2011 – REVISED AUGUST 2012 ELECTRICAL CHARACTERISTICS All specifications at TA = 25°C, VCC = 5 V, VDD = 3.3 V, master mode, fS = 48 kHz, system clock = 512 fS, 24-bit data, unless otherwise noted PARAMETER TEST CONDITIONS MIN TYP MAX UNIT Resolution 24 Bits DATA FORMAT Audio data interface format I2S, left-justified Audio data bit length 24 Bits Audio data format MSB-first, 2s complement fS Sampling frequency 8 48 96 kHz 256 fS 2.048 12.288 24.576 System clock frequency, 384 fS 3.072 18.432 36.864 MHz –40°C ≤ TA ≤ 125°C (1) 512 fS 4.096 24.576 49.152 INPUT LOGIC VIH (2) 2 VDD VIL (2) 0 0.8 Input logic level, VDC –40°C ≤ TA ≤ 125°C (3) VIH (4) (5) 2 5.5 VIL (4) (5) 0 0.8 IIH (4) VIN = VDD ±10 IIL (4) VIN = 0 V ±10 Input logic current at 25°C 65 100 μA IIH (2) (5) VIN = VDD –40°C ≤ TA ≤ 125°C 65 150 IIL (2) (5) VIN = 0 V ±10 OUTPUT LOGIC at 25°C 2.8 VOH (6) IOUT = –4 mA Output logic level(3) –40°C ≤ TA ≤ 125°C 2.7 VDC VOL (6) IOUT = 4 mA, –40°C ≤ TA ≤ 125°C 0.5 DC ACCURACY, –40°C ≤ TA ≤ 125°C Gain mismatch, channel-to- % of ±1 ±3 channel FSR % of Gain error ±3 ±6 FSR DYNAMIC PERFORMANCE (7) at 25°C –93 –87 VIN = –0.5 dB, fS = 48 kHz –40°C ≤ TA ≤ 125°C –93 –85 Total harmonic distortion + THD + N VIN = –0.5 dB, fS = 96 kHz (8) –87 dB noise VIN = –60 dB, fS = 48 kHz –37 VIN = –60 dB, fS = 96 kHz (8) –39 at 25°C 95 99 fS = 48 kHz, A-weighted Dynamic range –40°C ≤ TA ≤ 125°C 93 99 dB fS = 96 kHz, A-weighted (8) 101 at 25°C 95 99 fS = 48 kHz, A-weighted S/N Signal-to-noise ratio –40°C ≤ TA ≤ 125°C 93 99 dB fS = 96 kHz, A-weighted (8) 101 (1) 384 fs where fs = 96kHz, and 512 where fs = 48 kHz and 96kHz are functionally tested. Other options are specified by design. (2) Pins 7, 8: LRCK, BCK (Schmitt-trigger input, with 50-k Ω typical pulldown resistor, in slave mode) (3) Specified by design (4) Pin 6: SCKI (Schmitt-trigger input, 5-V tolerant) (5) Pins 10–12: MD0, MD1, FMT (Schmitt-trigger input, with 50-k Ω typical pulldown resistor, 5-V tolerant) (6) Pins 7–9: LRCK, BCK (in master mode), DOUT (7) Analog performance specifications are tested using a System Two™ audio measurement system by Audio Precision™ with 400-Hz HPF and 20-kHz LPF in RMS mode. (8) fS = 96 kHz, system clock = 256 fS. Copyright © 2011–2012, Texas Instruments Incorporated 3 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |