Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

LMH0318RTWR Datasheet(PDF) 40 Page - Texas Instruments

Part # LMH0318RTWR
Description  LMH0318 3 Gbps HD/SD SDI Reclocker with Integrated Cable Driver
PDF  59 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

LMH0318RTWR Datasheet(HTML) 40 Page - Texas Instruments

Back Button LMH0318RTWR Datasheet HTML 36Page - Texas Instruments LMH0318RTWR Datasheet HTML 37Page - Texas Instruments LMH0318RTWR Datasheet HTML 38Page - Texas Instruments LMH0318RTWR Datasheet HTML 39Page - Texas Instruments LMH0318RTWR Datasheet HTML 40Page - Texas Instruments LMH0318RTWR Datasheet HTML 41Page - Texas Instruments LMH0318RTWR Datasheet HTML 42Page - Texas Instruments LMH0318RTWR Datasheet HTML 43Page - Texas Instruments LMH0318RTWR Datasheet HTML 44Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 59 page
background image
LMH0318
SNLS508 – SEPTEMBER 2015
www.ti.com
8.5.5 Transmitter Registers
Table 8. Transmitter Registers
FIELD REGISTER
REGISTER NAME
BITS
DEFAULT
R/RW
DESCRIPTION
ADDRESS
Out0_Mux_Select
Reg 0x1C Channel
0x18
OUT0 Mux Selection
7
pfd_sel0_data_mux[2]
0
RW
When 0x09[5] = 1'b OUT0 Mux
Selection can be controlled as follows:
6
pfd_sel0_data_mux[1]
0
RW
000: Mute
pfd_sel0_data_mux[0]
001: 10 MHz Clock
010: Raw Data
5
0
RW
100: Retimed Data
Other Settings - Invalid
vco_clk_sel
When 0x09[5] = 1'b and 0x1E[[7:5] =
101'b OUT1 clock selection can be
4
1
RW
controlled as follows:
1: OUT1 puts out line rate clock
0: OUT1 puts out 10MHz clock
3
mr_drv_out_ctrl[1]
1
RW
Controls both OUT0 and OUT1:
00:
mr_drv_out_ctrl[0]
OUT0: Mute
OUT1: Mute
01:
OUT0: Locked Reclocked Data /
Unlocked Raw Data
OUT1: Locked Output Clock / Unlocked
Mute
2
0
RW
10:
OUT0: Locked Reclocked Data /
Unlocked RAW
OUT1: Locked Reclocked Data /
Unlocked Raw
11:
OUT0: Forced Raw
OUT1: Forced Raw
1
Reserved
0
RW
0
Reserved
0
RW
OUT1_Mux_Select
Reg 0x1E Channel
0xE9
OUT1 Mux Selection
7
pfd_sel_data_mux[2]
1
RW
When 0x09[5] = 1'b OUT0 Mux
Selection can be controlled as follows:
6
pfd_sel_data_mux[1]
1
RW
111: Mute
pfd_sel_data_mux[0]
101: 10MHz Clock if reg 0x1c[4]=0 and
full rate clock if reg 0x1c[4] = 1
010: Full Rate Clock
5
1
RW
001: Retimed Data
000: Raw Data
Other Settings - Invalid
4
Reserved
0
RW
3
Reserved
1
RW
2
Reserved
0
RW
1
Reserved
0
RW
0
Reserved
1
RW
40
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: LMH0318



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com