Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

ICS8534AY-01LF Datasheet(PDF) 9 Page - Integrated Device Technology

Part # ICS8534AY-01LF
Description  LOW SKEW, 1-TO-22 DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

ICS8534AY-01LF Datasheet(HTML) 9 Page - Integrated Device Technology

Back Button ICS8534AY-01LF Datasheet HTML 5Page - Integrated Device Technology ICS8534AY-01LF Datasheet HTML 6Page - Integrated Device Technology ICS8534AY-01LF Datasheet HTML 7Page - Integrated Device Technology ICS8534AY-01LF Datasheet HTML 8Page - Integrated Device Technology ICS8534AY-01LF Datasheet HTML 9Page - Integrated Device Technology ICS8534AY-01LF Datasheet HTML 10Page - Integrated Device Technology ICS8534AY-01LF Datasheet HTML 11Page - Integrated Device Technology ICS8534AY-01LF Datasheet HTML 12Page - Integrated Device Technology ICS8534AY-01LF Datasheet HTML 13Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 20 page
background image
ICS8534-01
LOW SKEW, 1-TO-22 DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER
IDT™ / ICS™ 3.3V LVPECL FANOUT BUFFER
9
ICS8534AY-01 REV. A DECEMBER 6, 2007
Parameter Measurement Information, continued
Output Duty Cycle/Pulse Width/Period
Application Information
Wiring the Differential Input to Accept Single Ended Levels
Figure 2 shows how the differential input can be wired to accept
single ended levels. The reference voltage V_REF = VCC/2 is
generated by the bias resistors R1, R2 and C1. This bias circuit
should be located as close as possible to the input pin. The ratio of
R1 and R2 might need to be adjusted to position the V_REF in the
center of the input voltage swing. For example, if the input clock
swing is only 2.5V and VCC = 3.3V, V_REF should be 1.25V and
R2/R1 = 0.609.
Figure 2. Single-Ended Signal Driving Differential Input
-
t
PW
t
PERIOD
t
PW
t
PERIOD
odc =
x 100%
nQ0:nQ21
Q0:Q21
V_REF
Single Ended Clock Input
VCC
CLK,
PCLK
nCLK.
nPCLK
R1
1K
C1
0.1u
R2
1K



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com