AM79C961KCSLASHW datasheet(49/173 Pages) AMD

49 / 173 page

P R E L I M I N A R Y

AMD

1-523

Am79C961

and receive descriptor ring lengths. However, the ring

lengths can be manually defined (up to 65535) by writing

the

transmit

and

receive

ring

length

registers

(CSR76,78) directly.

Each ring entry contains the following information:

s The address of the actual message data buffer

in user or host memory

s The length of the message buffer

s Status information indicating the condition of

the buffer

Receive descriptor entries are similar (but not identical)

to transmit descriptor entries. Both are composed of four

registers, each 16 bits wide for a total of 8 bytes.

To permit the queuing and de-queuing of message buff-

ers, ownership of each buffer is allocated to either the

PCnet-ISA+ controller or the host. The OWN bit within

the descriptor status information, either TMD or RMD

(see section on TMD or RMD), is used for this purpose.

“Deadly Embrace” conditions are avoided by the owner-

ship mechanism. Only the owner is permitted to

relinquish ownership or to write to any field in the

descriptor entry. A device that is not the current owner of

a descriptor entry cannot assume ownership or change

any field in the entry.

Descriptor Ring Access Mechanism

At initialization, the PCnet-ISA+ controller reads the

base address of both the transmit and receive descriptor

rings into CSRs for use by the PCnet-ISA+ controller

during subsequent operation.

When transmit and receive functions begin, the base

address of each ring is loaded into the current descriptor

address registers and the address of the next descriptor

entry in the transmit and receive rings is computed and

loaded into the next descriptor address registers.

AM79C961KC/W Datasheet(PDF) 49 Page - Advanced Micro Devices

AM79C961KC/W Datasheet(HTML) 49 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL