MSC8103 datasheet(45/104 Pages) FREESCALE

45 / 104 page

Clock Configuration

MSC8103 Network Digital Signal Processor, Rev. 11

Freescale Semiconductor

2-5

2.5.2.1 System Clock Control Register

SCCR is memory-mapped into the SIU register map of the MSC8103.

2.5.2.2 System Clock Mode Register

SCMR is a read-only register that is updated during power-on reset (PORESET) and provides the mode control

signals to the PLLs, DLL, and clock logic. This register reflects the currently defined configuration settings. For

details of the available setting options, see AN2306/D.

Bit

—

Type

Reserved

Reset

—

Bit

1617

1819

2021

2223

2425

262728293031

—

CLKODIS

—DFBRG

Type

Reserved

R/W

Reserved

R/W

Reset

—

Figure 2-2.

System Clock Control Register (SCCR)—0x10C80

Table 2-7.

SCCR Bit Descriptions

Name

Bit No.

Defaults

Description

Settings

PORESET

Hard Reset

—

0–26

—

Reserved. Write to 0 fro future compatibility.

CLKODIS

Unaffected

CLKOUT Disable

Disables the CLKOUT signal. The value of

CLKOUT when disabled is indeterminate (can be 1

or 0).

CLKOUT enabled (default)

CLKOUT disabled

—

28–29

—

Reserved. Write to 0 fro future compatibility.

DFBRG

30–31

Unaffected

Division Factor for the BRG Clock Defines the

BRGCLK frequency. Changing this value does not

result in a loss of lock condition.

Divide by 4

Divide by 16 (default value)

Divide by 64

Divide by 256

Bit

COREPDF

COREMF

BUSDF

CPMDF

Type

Reset

—

Bit

1617

1819

2021

2223

2425

262728293031

SPLLPDF

SPLLMF

—

DLLDIS

—

COREDF

Type

Reset

—

Figure 2-3.

System Clock Mode Register (SCMR)—0x10C88

MSC8103 Datasheet(PDF) 45 Page - Freescale Semiconductor, Inc

MSC8103 Datasheet(HTML) 45 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL