 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
TMS320DM647 Datasheet(PDF) 70 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TMS320DM647 Datasheet(HTML) 70 Page - Texas Instruments |
|
|
70 / 182 page  6.6.2 EDMA Peripheral Register Description(s) TMS320DM647/TMS320DM648 Digital Media Processor SPRS372B – MAY 2007 – REVISED APRIL 2008 www.ti.com Table 6-13. EDMA Channel Synchronization Events (continued) TPCC DEFAUL BINARY DEFAULT EVENT TPCC DEFAULT BINARY DEFAULT EVENT CHANN T CHANNEL EVENT # EL EVENT# 7 7 000 0111 VICP: IMXINT 39 39 010 0111 VP3EVTCbA 8 8 000 1000 VICP: VLCDINT 40 40 010 1000 VP3EVTCrA 9 9 000 1001 VICP: DSQINT 41 41 010 1001 VP3EVTYB 10 10 000 1010 McASP: AXEVTE 42 42 010 1010 VP3EVTCbB 11 11 000 1011 McASP: AXEVTO 43 43 010 1011 VP3EVTCrB 12 12 000 1100 McASP: AXEVT 44 44 010 1100 ICREVT 13 13 000 1101 McASP: AREVTE 45 45 010 1101 ICXEVT 14 14 000 1110 McASP: AREVTO 46 46 010 1110 SPI: SPIXEVT 15 15 000 1111 McASP: AREVT 47 47 010 1111 SPI: SPIREVT 16 16 001 0000 TIMER1 : TINT1L 48 48 011 0000 VP4EVTYA 17 17 001 0001 TIMER1 : TINT1H 49 49 011 0001 VP4EVTCbA 18 18 001 0010 UART: URXEVT 50 50 011 0010 VP4EVTCrA 19 19 001 0011 UART: UTXEVT 51 51 011 0011 VP4EVTYB 20 20 001 0100 VP0EVTYA 52 52 011 0100 VP4EVTCbB 21 21 001 0101 VP0EVTCbA 53 53 011 0101 VP4EVTCrB 22 22 001 0110 VP0EVTCrA 54 54 011 0110 GPIO : GPINT6 23 23 001 0111 VP0EVTYB 55 55 011 0111 GPIO : GPINT7 24 24 001 1000 VP0EVTCbB 56 56 011 1000 GPIO : GPINT8 25 25 001 1001 VP0EVTCrB 57 57 011 1001 GPIO : GPINT9 26 26 001 1010 VP1EVTYA 58 58 011 1010 GPIO : GPINT10 27 27 001 1011 VP1EVTCbA 59 59 011 1011 GPIO : GPINT11 28 28 001 1100 VP1EVTCrA 60 60 011 1100 GPIO : GPINT12 29 29 001 1101 VP1EVTYB 61 61 011 1101 GPIO : GPINT13 30 30 001 1110 VP1EVTCbB 62 62 011 1110 GPIO : GPINT14 31 31 001 1111 VP1EVTCrB 63 63 011 1111 GPIO : GPINT15 Table 6-14 lists the EDMA registers, their corresponding acronyms, and device memory locations. Table 6-14. EDMA Channel Controller Registers HEX ADDRESS ACRONYM REGISTER NAME 0x02A0 0000 PID Peripheral ID Register 0x02A0 0004 CCCFG EDMA3CC Configuration Register 0x02A0 0008 - 0x02A0 00FC Reserved 0x02A0 0100 DCHMAP0 DMA Channel 0 Mapping Register 0x02A0 0104 DCHMAP1 DMA Channel 1 Mapping Register 0x02A0 0108 DCHMAP2 DMA Channel 2 Mapping Register 0x02A0 010C DCHMAP3 DMA Channel 3 Mapping Register 0x02A0 0110 DCHMAP4 DMA Channel 4 Mapping Register 0x02A0 0114 DCHMAP5 DMA Channel 5 Mapping Register 0x02A0 0118 DCHMAP6 DMA Channel 6 Mapping Register 0x02A0 011C DCHMAP7 DMA Channel 7 Mapping Register 0x02A0 0120 DCHMAP8 DMA Channel 8 Mapping Register 0x02A0 0124 DCHMAP9 DMA Channel 9 Mapping Register 0x02A0 0128 DCHMAP10 DMA Channel 10 Mapping Register Peripheral Information and Electrical Specifications 70 Submit Documentation Feedback |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
