Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

AS3722 Datasheet(PDF) 83 Page - ams-OSRAM AG

Part # AS3722
Description  Multi-Phase DCDC Controller PMIC
PDF  199 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMSOSRAM [ams-OSRAM AG]
Direct Link  https://ams-osram.com/
Logo AMSOSRAM - ams-OSRAM AG

AS3722 Datasheet(HTML) 83 Page - ams-OSRAM AG

Back Button AS3722 Datasheet HTML 79Page - ams-OSRAM AG AS3722 Datasheet HTML 80Page - ams-OSRAM AG AS3722 Datasheet HTML 81Page - ams-OSRAM AG AS3722 Datasheet HTML 82Page - ams-OSRAM AG AS3722 Datasheet HTML 83Page - ams-OSRAM AG AS3722 Datasheet HTML 84Page - ams-OSRAM AG AS3722 Datasheet HTML 85Page - ams-OSRAM AG AS3722 Datasheet HTML 86Page - ams-OSRAM AG AS3722 Datasheet HTML 87Page - ams-OSRAM AG Next Button
Zoom Inzoom in Zoom Outzoom out
 83 / 199 page
background image
Page 82
ams Datasheet
Document Feedback
[v1-01] 2015-Sep-07
AS3722 − Detailed Descriptions- System Functions
Figure 77:
I2C Random Read
I2C Random Read: Shows the format of an I2C random read access.
Random Read and Sequential Read are combined formats. The
repeated START condition is used to change the direction after
the data transfer from the master.
The word address transfer is initiated with a START condition
issued by the master while the bus is idle. The START condition
is followed by the device-write address and the word address.
In order to change the data direction a repeated START
condition is issued on the 1st SCL pulse after the acknowledge
bit of the word address transfer. After the reception of the
device-read address, the slave becomes the transmitter. In this
state the slave transmits register data located by the previous
received word address vector. The master responds to the data
byte with a not-acknowledge, and issues a STOP condition on
the bus.
Figure 78:
I2C Sequential Read
I2C Sequential Read: Shows the format of an I2C sequential read access.
Sequential Read is the extended form of Random Read, as more
than one register-data bytes are transferred subsequently. In
difference to the Random Read, for a sequential read the
transferred register-data bytes are responded by an
acknowledge from the master. The number of data bytes
transferred in one sequence is unlimited (consider the behavior
of the word-address counter). To terminate the transmission the
master has to send a not-acknowledge following the last data
byte and generate the STOP condition subsequently.
A
DW
S
WA
A Sr
P
DR
A data N
RA++
A
DW
S
WA
A Sr
DR
A data 1 A data 2 A
...
data n
RA++
RA++
RA++
P
N



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com